
CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES





Y. Triatouhas



CMOS Integrated Circuit Design Techniques

Overview





- 1. Embedded test pattern generation
- 2. Output response analysis
- 3. Linear feedback shift registers (LFSRs)
- 4. Circular BIST
- 5. Built-in logic blocks observer (BILBO)
- 6. The STAMPS architecture
- 7. LFSR reseeding and bit-fixing
- 8. Design for Diagnosis



VLSI Systems and Computer Architecture Lab


Built-In Self Test





The Linear Feedback Shift Register

- An LFSR is fully described by its characteristic polynomial.
- An LFSR with characteristic polynomial of N-degree is capable to generate a maximal length cycle 2^N−1 if its polynomial is a primitive polynomial.
- An N-degree polynomial is primitive if it cannot be factored and it is divisible only by itself and 1, and it divides evenly the x^k+1 polynomial only when for the integer k stands that $k=2^N-1$ but not when $k<2^N-1$.



Step	Q[2]	Q[1]	Q[0]
0	1	1	1
1	1	1	0
2	1	0	_1
3	0	1	0
4	1	0	0
5	0	0	1
6	0	1	1
7	1	1	1

 $P(x) = 1 \cdot x^3 + 0 \cdot x^2 + 1 \cdot x + 1 = x^3 + x + 1$



Built-In Self Test

5

LFSR Properties


- The maximal length cycle of an LFSR with a primitive characteristic polynomial is $2^{N}-1$.
- In a maximal length cycle "1" appears N+1 times while "0" appears N times.
- The sequence obtained at any stage j of the LFSR is one clock cycle delayed with respect to the sequence at stage j—1.

Since the generated patterns by an LFSR have a predetermined distribution of grouping bits and the sequences from different stages are self-correlated (pseudorandom patterns), some faults may be undetectable when this sequence of patterns is applied.

These faults are called: random pattern resistant (RPR) faults.



Built-In Self Test



Signature Analysis

The most common signature analysis technique is the sequential compaction of the CUT responses and the comparison of the final result (*signature*) with the expected one. The latter is derived by simulations on the CUT.

Usually, an LFSR is exploited for the response compaction. At the end of this operation the LFSR's contents is the *signature of the circuit*.

A faulty circuit is expected to provide a different signature than this of a fault free circuit.


Since response compaction may result in information loss, it is possible a faulty circuit to provide a signature identical to the expected one [the fault escapes detection (*test escape*) and the CUT is characterized as fault free].


This type of information loss is called *aliasing*.


The probability of aliasing using an LFSR of N stages is: P_a=2^{-N}





Built-In Self Test

































































Design for Diagnosis


As *Diagnosis* we define those operations that are performed in order to locate defects in an integrated circuit. This information is used to improve the manufacturing process or the quality of the design and consequently to increase the yield.

Design for testability techniques may increase the difficulty to diagnose faults. A main problem comes from the scan chain output compaction schemes.

Hardware assisted, software assisted (the inject and evaluate paradigm) and signal-profiling based techniques are exploited for fault diagnosis.

In all diagnosis techniques, special diagnosis vectors (or the existing test vectors) are used for defect location.

Built-In Self Test



References

- "Principles of Testing Electronics Systems", S. Mourad and Y. Zorian, *John Wiley & Sons*, 2000.
- "Essentials of Electronic Testing: for Digital, Memory and Mixed-Signal VLSI Circuits", M. Bushnell and V. Agrawal, Kluwer Academic Publishers, 2000.
- "Digital Systems Testing and Testable Design", M. Abramovici, M. Breuer and A. Friedman, *Computer Science Press*, 1990.
- "Bit-Fixing in Pseudorandom Sequences for Scan BIST", N. Touba and J. McCluskey, IEEE Tran. on CAD of Integrated Circuits and Systems, vol. 20, no.4, pp. 546-555, 2001.
- "System-on-Chip Test Architectures", L-T Wang, C. Stroud and N. Touba, Morgan-Kaufmann, 2008.



Built-In Self Test