


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Y. Triantouhas



CMOS Integrated Circuit Design Techniques


Overview



VLSI Systems
and Computer Architecture Lab

1. *Scan testing: design and application*
2. *At speed testing*
3. *The scan-set design technique*
4. *Scan testing power issues*
5. *The scan-hold design technique*
6. *Level sensitive scan design*
7. *Broadcast and Illinois scan design*

Sequential Circuits Testing



In sequential circuits the initial state (register's values) is not by default known. Consequently, the sensitization of faults and the propagation of the corresponding erroneous responses may turn to be a hard task.

A solution is to use techniques for the proper initialization of the circuit state to known values.


- Application of proper test vector sequences and/or the use of *Set/Reset* signals to setup the required state.
- Development of efficient techniques to set the initial state and observe the subsequent state after the response of the circuit.



Scan Testing

3

General Scan Testing Scheme




The memory elements (latches or Flip-Flops) in a design are properly connected to form a unified shift register (*scan register* or *chain*). This way the internal state of the circuit is determined (controlled) by shifting in (*scan-in*) to the scan register the required test data to be applied to the combinational logic. Moreover, the existing internal state (previous logic response) can be observed by shifting out (*scan-out*) the data stored into the scan register.




Scan Testing

4


Scan Testing Design (I)




Scan Testing Design (II)




Scan Path Design (I)



Scan Path Design (II)




Test Sequences During Scan Testing



Scan Testing

9

Scan Application (I)




$M = \#$ of scan cells

Scan Testing

10


Scan Application (II)



Scan Testing

11


Scan Application (III)



Scan Testing

12

Delay Fault Testing




$V1 = \langle 10 \rangle$ ← Initializing test vector

$V2 = \langle 11 \rangle$ ← Path activation test vector

A path delay fault requires a pair of subsequent test vectors to be detected.
The first test vector initializes the circuit while the second test vector activates the path under test.


How scan testing facilities can be exploited for delay fault testing ?



13

At Speed Scan Testing (I)


(Skewed-load or Launch-on-shift Technique)



14

At Speed Scan Testing (II)


(Double Capture or Launch-on-Capture Technique)



Scan Testing

15


Fast Clock Pulses Generation



Scan Testing

16


The Clocked-Scan Technique



Scan Testing

17


The Scan-Set Technique (I)




Scan Testing

18


The Scan-Set Technique (II)



The Scan-Set Technique (III)




The Scan-Set Technique (IV)



21

Dual Flip-Flops Scan Architecture



22

Scan Testing Impact


- Silicon area and pin count cost.
- Speed performance degradation.
- Test application time cost.
- Excess power consumption (usually outside circuit's specifications) during the scan-in/out operations and the capture of the test response in the scan chain.



Scan Testing

23


Scan Chain Shift Power Consumption (I)




Scan Testing

24

Scan Chain Shift Power Consumption (II)



Scan Chain Capture Power Consumption



X-bit Assignment


- A large number of bits in a test cube that is generated by an ATPG tool are don't care bits (X-bits).
- In order to apply a test cube for circuit testing, specific values must be assigned to the X-bits (test vector formation). This task is called X-filling.
- The X-filling process can be oriented for shift and/or capture power reduction.



Scan Testing

27

Low Power Scan



Scan Testing

28

Scan-Hold Flip-Flop

from logic

DI

SI

0 MUX 1

SE

CLK

Scan FF

D FF Q

to logic

to scan FF

Original Topology

Delay testing oriented Flip-Flop!

+ Dynamic power reduction.

from logic

DI

SI

0 MUX 1

SE

CLK

Scan-Hold FF

D FF Q

to logic

from scan-hold FF

SE

CLK

to scan-hold FF

D Latch Q

C Hold

Scan Testing

29


[illegible]

[illegible]

Level Sensitive Scan Design (II)

The diagram illustrates the Level Sensitive Scan Design (LSSD) architecture. It features a central block of **Combinational Logic** that takes primary inputs x_1, x_2, \dots, x_k and produces primary outputs z_1, z_2, \dots, z_N . A set of control inputs C, C_1, C_2, A, B is provided at the bottom. The design uses two types of flip-flops: **L₁** (D-type) and **L₂** (B-type). Each L₁ flip-flop has inputs D, C, SI, A, and Q, and its output Q is connected to the combinational logic. Each L₂ flip-flop has inputs D, B, and Q, and its output Q is connected to the combinational logic. The L₁ flip-flops are connected in a chain, with the output of one L₁ flip-flop serving as the SI input for the next. The final L₁ flip-flop's output is labeled **SO**. The L₂ flip-flops are also connected in a chain, with the output of one L₂ flip-flop serving as the D input for the next. The L₂ flip-flops are labeled 1, 2, ..., M. The diagram is attributed to **LSSD Design IBM**.

Level Sensitive Scan Design (III)




33

Test Data Compression

Typically, ATPG tools generate test vectors where only 1% to 5% of the bits have specified values!


On the other hand, test data volume is a major concern for the available bandwidth and the ATEs' storage capabilities.



Scan Testing


34

Linear Decompression




35

Broadcast & Illinois Scan Design



36


Reconfigurable Broadcast Scan Design



Scan Testing

37

Space Compaction




Scan Testing

X-Compact


38

Random-Access Scan Design




Reordering of Scan Chain Flip-Flops (I)

Typical Scan Chain



Reordering of Scan Chain Flip-Flops (II)

2nd Alternative Scan Testing Application




Scan Testing

41

Reordering of Scan Chain Flip-Flops (III)

3rd Alternative Scan Testing Application with cell reordering



Scan Testing

42

References

- **“Principles of Testing Electronics Systems,”** S. Mourad and Y. Zorian, *John Wiley & Sons*, 2000.
- **“Essentials of Electronic Testing: for Digital, Memory and Mixed-Signal VLSI Circuits,”** M. Bushnell and V. Agrawal, *Kluwer Academic Publishers*, 2000.
- **“Power-Constrained Testing of VLSI Circuits,”** N. Nicolici and B. Al-Hashimi, *Kluwer Academic Publishers*, 2003.
- **“Digital Systems Testing and Testable Design,”** M. Abramovici, M. Breuer and A. Friedman, *Computer Science Press*, 1990.
- **“System-on-Chip Test Architectures,”** L-T Wang, C. Stroud and N. Touba, Morgan-Kaufmann, 2008.
- **“VLSI Test Principles and Architectures,”** L-T Wang, C-W. Wu and X. Wen, Morgan-Kaufmann, 2006.

