


# CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



*Y. Triantouhas*



## CMOS Integrated Circuit Design Techniques

### Overview

1. *Jitter-Skew – Throughput-Latency*
2. *Pipeline structures*
3. *Clocking schemes*
4. *Skew tolerant design*
5. *Slack Borrowing*
6. *Time stealing*



VLSI Systems  
and Computer Architecture Lab

## Clock Jitter – Clock Skew


### Clock Jitter

*Clock jitter* is a temporal variation (uncertainty) of the clock period at a given point in the chip. The clock period can reduce or expand on a cycle-by-cycle basis. Clock jitter is the inherent inaccuracy of the clock generation circuitry (e.g. PLLs).

### Clock Skew

*Clock skew* is a variation on the arrival time of a clock signal transition due to static mismatches and process variations in the clock paths and differences in the clock load. Clock skew is the clock inaccuracy introduced by the clock distribution network.

Clock skew is constant from cycle to cycle.



## Throughput – Latency

Metrics for the performance evaluation of circuits / systems.

### Throughput

*Throughput (παράγωγικότητα)* is defined as the processing rate of the input data by the circuit / system.

Equivalently, it is the data transfer rate inside the circuit.  
Throughput is related to the clock frequency (clock cycle).

### Latency


*Latency (λανθάνων χρόνος)* is defined as the time required by the circuit / system to complete a computation.

In case that the required computation time is available inside a clock cycle, then latency and throughput are conversely proportional between each other.



## Pipeline Structures

## Pipeline Structures I



$$T_{\min,org} = t_{c \rightarrow q} + (t_{p\_add} + t_{p\_abs} + t_{p\_log}) + t_{su}$$


$$T_{\min,pipe} = t_{c \rightarrow q} + \max(t_{p\_add}, t_{p\_abs}, t_{p\_log}) + t_{su}$$

in case that  $t_{p\_add} = t_{p\_abs} = t_{p\_log}$

$$\text{then } T_{\min,pipe} \cong T_{\min,org} / 3$$

Clock Period	Adder	Absolute Value	Logarithm
1	$a_1 + b_1$		
2	$a_2 + b_2$	$ a_1 + b_1 $	
3	$a_3 + b_3$	$ a_2 + b_2 $	$\log(a_1 + b_1)$
4	$a_4 + b_4$	$ a_3 + b_3 $	$\log(a_2 + b_2)$
5	$a_5 + b_5$	$ a_4 + b_4 $	$\log(a_3 + b_3)$


## Pipeline Structures II



Clocking Schemes

7

## Single-Phase Master-Slave Clocking I




Positive edge triggered D Flip-Flops

Clocking Schemes

8

## Single-Phase Master-Slave Clocking II



Available Time for Logic Evaluation:


$$T_{logic} = T_{CLK} - t_{c-q} - t_{setup} - t_{skew} = T_{CLK} - T_{overhead}$$



Clocking Schemes

9

## Overhead Impact in Pipelines



$$T_{logic} = \frac{T_{I-total}}{N} \Rightarrow T_{CLK} = T_{logic} + T_{overhead} \Rightarrow T_{latency} = N \cdot T_{CLK} = T_{I-total} + N \cdot T_{overhead}$$




Clocking Schemes

10

## Single-Phase Double Edge Clocking

Concurrent Register and Subsequent Logic Activation




Clocking Schemes

11

## Single-Phase Two-Level Clocking

Concurrent Logic and Subsequent Register Activation



Skew related clock signals' overlap in subsequent latches, may result in flush-through problems.




Clocking Schemes

12

## Single-Phase Two-Level Clocking

Concurrent Register and Subsequent Logic Activation



Clocking Schemes

13

## Multi-Phase Clocking

### Two-Phase Clocking

In two-phase clocking systems two discrete clock phases are utilized, which are generated by the main clock signal at the last level of the clock distribution network.

Overlapping clock signals can be used or not. In the first case higher speeds can be achieved at the risk of increased signal integrity problems due to skew related issues in the clock distribution.


### Four-Phase Clocking

Four-phase clocking systems utilize four discrete clock phases. In general, design techniques with more than two phases are not very common in system development.

Clocking Schemes

14

## Skew Tolerant Static Circuits



Available Time for Logic Evaluation:


$$T_{logic} = T_{CLK} - 2t_{d-q}$$



Clocking Schemes

15

## Skew Tolerant Domino Circuits I



Available Time for Logic Evaluation:

$$T_{logic} = T_{CLK} - 2t_{d-q} - 2t_{skew}$$




Clocking Schemes

16



## Skew Tolerant Domino Circuits II



Available Time for Logic Evaluation:

$$T_{\text{logic}} = T_{\text{CLK}} \quad !$$

Clocking Schemes

17

## Slack Borrowing

In the *slack borrowing* technique, a logic partition utilizes time left over (slack) by the previous partition.

By definition this additional time is automatically (voluntarily) surrendered without circuitry and/or clock arrival time adjustments.

This technique is suitable for use in static logic with two phase, two-level clocking (latch-based) designs.




- **Cycle slack borrowing:** permits logic to use more than one cycle time and still fit within a single clock cycle boundary while maintaining the overall machine cycle time. The time used for logic evaluation exceeds one cycle and the machine still works at speed. The slack time is borrowed from preceding cycle(s).
- **Phase slack borrowing:** permits logic to use more than one phase time and still maintain the overall machine cycle time. The time used for logic evaluation in a clock phase exceeds the clock phase time and the machine still works at speed. The slack time is borrowed from preceding phase(s).


Clocking Schemes

18

## Typical Operation



## Slack Borrowing



## Slack Borrowing: Clocking Issues (I)

### Cycle Slack Borrowing

The logic propagation delay within a *clock cycle latch boundary* is:

$$t_{\text{dcycle}} = t_{\text{S2a}} + t_{\text{S2b}} + t_{\text{L2}} + t_{\text{S1a}} + t_{\text{S1b}} + t_{\text{L1}}$$

The *clock cycle time* is:

$$t_{\text{cycle}} = t_{\text{S2b}} + t_{\text{L2}} + t_{\text{S1a}} + t_{\text{S1b}} + t_{\text{L1}} + t_{\text{slackL1}}$$

The time difference between the clock cycle latch boundary and the clock cycle time, is:

$$t_{\text{dcycle}} - t_{\text{cycle}} = t_{\text{S2a}} - t_{\text{slackL1}}$$

$$t_{\text{S2a(max)}} = 0.5 \cdot t_{\text{cycle}} \Rightarrow$$

$$t_{\text{dcycle(max)}} = 1.5 \cdot t_{\text{cycle}}$$



Clocking Schemes

21

## Slack Borrowing: Clocking Issues (II)

### Phase Slack Borrowing

The logic propagation delay within an L2 *phase latch boundary* is:

$$t_{\text{dL2phase}} = t_{\text{S2a}} + t_{\text{S2b}} + t_{\text{L2}}$$

The L2 *phase cycle time* is:

$$t_{\text{pL2}} = t_{\text{S2b}} + t_{\text{L2}} + t_{\text{S1a}}$$

The time difference between the L2 phase latch boundary and the L2 phase cycle time, is:

$$t_{\text{dL2phase}} - t_{\text{pL2}} = t_{\text{S2a}} - t_{\text{S1a}}$$

$$t_{\text{S1a(max)}} = 0.5 \cdot t_{\text{cycle}} \Rightarrow$$

$$t_{\text{S2a(max)}} = 0.5 \cdot t_{\text{cycle}} \Rightarrow$$

$$t_{\text{dL2phase(max)}} = 1.0 \cdot t_{\text{cycle}}$$




Clocking Schemes

22

## Dead Time and Latch Relaunch Penalty


Latch memory @ low!



23

## Phase Partitioning

Latch memory @ low!



Slack Available for  
Cycle Borrowing

24

## Time Stealing

In the *time stealing* technique, a logic partition gains evaluation time by taking (stealing) it from the next clock cycle.

It is suitable for use in *dynamic logic with two-phase clocking* or in *static logic with single phase master-slave clocking*.

The additional time is involuntarily surrendered and it is obtained by adjusting the clock edges arrival times.



- **Cycle time stealing:** permits logic to use more than one cycle time and still fit within a single clock cycle boundary while maintaining the overall machine cycle time. The time used for logic evaluation exceeds one cycle and the machine still works at speed. The time is stolen from the subsequent cycle.
- **Phase time stealing:** permits logic to use more than one phase time and still maintain the overall machine cycle time. The time used for logic evaluation in a clock phase exceeds the clock phase time and the machine still works at speed. The time is stolen from the subsequent phase.




Clocking Schemes

25

## Two-Phase Typical Dynamic Logic


*Latch memory @ low!*




Clocking Schemes

26


## Time Stealing – Dynamic Logic I



## Time Stealing – Dynamic Logic II



## Time Stealing – Master-Slave Flip-Flops



Static logic with single-phase edge triggered (master-slave flip-flop) clocking

Clocking Schemes

29

## References

- “*High Speed CMOS Design Styles*,” K. Bernstein et al, Kluwer, 1999.
- “*Skew-Tolerant Circuit Design*,” D. Harris, Morgan Kaufmann Pub., 2001.
- “*Digital Integrated Circuits: A Design Perspective*,” J.M. Rabaey, A. Chandrakasan and B. Nikolic, Prentice Hall, 2003.
- “*CMOS VLSI Design: A Circuits and Systems Perspective*,” N. Weste and D. Harris, Addison Wesley, 2011.

Clocking Schemes

30