


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Y. Tsiatouhas



CMOS Integrated Circuit Design Techniques

Overview




VLSI Systems
and Computer Architecture Lab


1. **Bi-stable circuits – Metastability**
2. **Latches – Flip-Flops**
3. **Pipelines**
4. **Mono-stable circuits**
5. **Clock generators – The PLL**
6. **Schmitt trigger circuits**
7. **Charge pumps**

Sequential Logic

$$\text{outputs} = f(\text{inputs, state})$$



Finite State Machine – FSM







Pipeline



Memory Elements

3


Bistable Circuits' Operating Principle




Memory Elements

4

Metastable & Stable Operating Points





A and B = stable operating points
C = metastable operating point



Memory Elements

5

Metastability



In case that signals D and \bar{D} are making transitions almost concurrently with the clock signal CLK, then the following scenario is possible: the clock signal enters the memory state while the voltage level of both internal nodes \bar{Q} and Q is close to the transition threshold of the two inverters. As a result the latch will arrive to its final state after a quite long time interval, while the logic level of this state depends on random factors, like the noise!





Memory Elements

6


Latches




Multiplexer Based Latch




Latch: Level-sensitive circuit



Complementary (non overlapping) clock



Latch Timing




Memory Elements

9

Controllable Feedback Latch


A D-latch is sensitive to the level of the clock signal CLK. One level stands for the *transparent mode of operation* where the input data pass to the circuit output Q. The other level stands for the *memory mode of operation* where the latch output Q holds the last value of the D input before the transition of the clock from the transparency level to the memory level.



Memory Elements

10


Latch Timing Characteristics



Memory Elements

11

Feedback D Latch




Memory Elements

12

Flip Flops




Master-Slave D Flip-Flop



A Flip-Flop is an *edge-triggered* memory element. It is sensitive to a clock edge and not to a clock level. Only at this specific edge the input data pass to the output.


Master-Slave D Flip-Flop



Static Flip-Flop




Master-Slave D Flip-Flop Operation



Memory Elements

15


Multiplexer Based D Flip-Flop



Memory Elements

16


D Flip-Flop Timing Characteristics



Memory Elements

17

D Flip-Flop Timing



Must stand that: $T \geq t_{pcq} + t_{plogic} + t_{setup}$

and $t_{hold} \leq t_{cd\text{flip-flop}} + t_{cd\text{logic}}$


$t_{cd\text{flip-flop}} / t_{cd\text{logic}} = \text{minimum delay (contamination delay) flip-flop/logic}$



Memory Elements


18

Setup and Hold Times



19


Two-Phase C²MOS D Flip-Flop



Memory Elements

20


Non-Overlapping Phases Generation



Memory Elements

21


Double Edge Triggered Flip-Flop



Memory Elements

22

Pipelines I



$$T_{\min, \text{org}} = t_{c \rightarrow q} + (t_{p_add} + t_{p_abs} + t_{p_log}) + t_{su}$$

$$T_{\min, \text{pipe}} = t_{c \rightarrow q} + \max(t_{p_add}, t_{p_abs}, t_{p_log}) + t_{su}$$

in case that $t_{p_add} = t_{p_abs} = t_{p_log}$


then $T_{\min, \text{pipe}} \approx \frac{T_{\min, \text{org}}}{3}$

Clock Period	Adder	Absolute Value	Logarithm
1	$a_1 + b_1$		
2	$a_2 + b_2$	$ a_1 + b_1 $	
3	$a_3 + b_3$	$ a_2 + b_2 $	$\log(a_1 + b_1)$
4	$a_4 + b_4$	$ a_3 + b_3 $	$\log(a_2 + b_2)$
5	$a_5 + b_5$	$ a_4 + b_4 $	$\log(a_3 + b_3)$

Memory Elements

23

Pipelines II





Memory Elements

24


Other Circuits



Monostable Circuits




Non-Stable Circuits



Clock Generation

Phase Locked Loops (PLLs)




- High frequency clock CLK generation from a low frequency reference clock CLK_{ξ}

Memory Elements


28

Phase – Frequency Detector I





29

Charge Pump and Filter II



$$V_{cp} = \frac{V_{DD} - 0}{4\pi} \Delta\Phi$$

$$\text{Filter Transfer Function: } V_{ctrl} = \frac{1 + j\omega R_2 C}{1 + j\omega(R_1 + R_2)C} V_{cp}$$




Memory Elements


30

Voltage Controlled Oscillator (VCO) III

Curve slope: $K_{VCO} = 2\pi \frac{f_{max} - f_{min}}{V_{max} - V_{min}}$




Current-Starved VCO



Memory Elements

31

Frequency Divider IV




Binary Counter

$$f = \frac{1}{T_{CLK}}$$

Memory Elements

32


Clock Distribution



Memory Elements

33


Grid Clock Distribution



Memory Elements


34

Central Clock Distribution




35

H-Tree Clock Distribution (I)



36


H-Tree Clock Distribution (II)



Memory Elements

37


The Schmitt Trigger Circuit



Memory Elements

38


Voltage Generators




Memory Elements

39

MOS Positive Charge Pump





*Ring Oscillator
with Enable*



Memory Elements

40

MOS Negative Charge Pump



Charge Pump
with MOS Capacitors

Memory Elements

41

