


# CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



*Y. Tsiatouhas*



## CMOS Integrated Circuit Design Techniques



### Overview

1. *Non-clocked CMOS logic families*
2. *Clocked CMOS logic families*




VLSI Systems  
and Computer Architecture Lab

## Non-Clocked CMOS Logic Families



## Full or Static CMOS Logic




$$F = \overline{((A + B + C) \cdot D)}$$

Strengths	Weaknesses
Low Static Power	Overlap Currents
Good Yield/Defect Tolerance	High Fan-Out Loads
High Test Coverage	High Noise Generation
High Noise Immunity	



## nMOS and Pseudo-nMOS Logic




CMOS Logic Families

5

## Differential Cascode Voltage Switch Logic I

*DCVS*



CMOS Logic Families



6

## DCVS Logic II

Strengths	Weaknesses
Good Logic Density	Dual Rail Wiring
Complementary Output Availability	pMOS Strength vs Latching Hysteresis
High Reliability	High Device Count (depending on applic.)
High Noise Immunity	



## Differential Split-Level (DSL) Logic I



$$V_{REF} = \frac{V_{DD}}{2} + V_{tn}$$




## DSL Logic II


Strengths	Weaknesses
Low Switching Power Dissipation	High Static Power Dissipation
Complementary Output Availability	$V_{REF}$ Generation
High Reliability	High Device Count




## Pass Gate Logic



## Keeper Based Pass Gate Logic




## Full CMOS Transmission Gate Logic



Strengths	Weaknesses
High Speed	Body Effect
Low Area	Limited Logic Depth
Low Power	




## DCVS Logic with Pass Gates



Strengths	Weaknesses
Full Swing	Limited Logic Depth
Noise Immunity	Limited Load Drive
Area-Power Reduction	Body Effect
No Floating Nodes	




## Complementary Pass Gate Logic (CPL)



*High Speed Operation*



## Swing-Restored Pass Gate Logic (SRPL) I



CMOS Logic Families

15


## SRPL Logic II

Strengths	Weaknesses
Low Static Power Dissipation	Limited Output Load
Process Tolerance	Overlapping Current
Sense Amplifier Speed Performance	Drive Strength vs Performance
High Logic Depth	


CMOS Logic Families

16

## Push-Pull Pass Transistor Logic (PPL)



## Double Pass Transistor Logic (DPL) I



## DPL Logic II


Strengths	Weaknesses
High Speed Operation	Limited Logic Depth
No $V_{th}$ Drops	Limited Load Capability
	Redundant Device Structure



## *Clocked CMOS Logic Families*




## Dynamic CMOS Logic I



CMOS Logic Families

21


## Dynamic CMOS Logic II



CMOS Logic Families

22


## 4 Phase Dynamic CMOS Logic I



CMOS Logic Families

23



## 4 Phase Dynamic CMOS Logic II




CMOS Logic Families

24


# Clocked CMOS (C<sup>2</sup>MOS) Logic



# Domino CMOS Logic I





*Optional transistor.  
Low power oriented design.  
This transistor is mandatory  
only at the first logic stage,  
which is driven by the  
primary inputs!*



$$F = (A + B + C) \cdot D$$





## Domino CMOS Logic II



CMOS Logic Families

27

## Domino CMOS Logic III



CMOS Logic Families


28

## Domino CMOS Logic IV


Strengths	Weaknesses
Logic Density	Logically Incomplete Family
High Performance	Low Noise Immunity
Very Low Noise Generation	High Switch Factor
Non-Glitching Output	Limited Fail Diagnosability



## Domino and Charge Sharing



## Charge Sharing



$S = '0'$  then:

$$Q_b = C_b \cdot V_b \quad \text{and} \quad Q_s = C_s \cdot V_s$$

$$Q_{\text{total}} = Q_b + Q_s = C_b \cdot V_b + C_s \cdot V_s$$

$S = '1'$ , then according to the charge retention principle:


$$V_R = \frac{Q_{\text{total}}}{C_{\text{total}}} = \frac{C_b V_b + C_s V_s}{C_b + C_s}$$

$$C_{\text{total}} = C_b + C_s$$




## Enhanced Domino Logic

Use of keepers




## Multiple Precharging Domino Logic



CMOS Logic Families

33

## Multiple Output Domino Logic I



CMOS Logic Families


34

## Multiple Output Domino Logic II

Strengths	Weaknesses
Active Power Reduction	Logically Incomplete Family
Area, Device Count Reduction	Large Evaluate Capacitance
Low Noise Generation	High Switching Factor
High Diagnosability	




## Compound Domino Logic






## Self-Resetting Domino (SRD) Logic




## No Race (NORA) Logic I




## NORA Logic II


Strengths	Weaknesses
Reduced Delay Stages	pMOS Evaluation Devices
Low Fanout and Capacitance	Clocking Complexity
Low Area	Low Fanout Capability
Complete Logic Family	




## Zipper Domino Logic I



## Zipper Domino Logic II




## Differential Domino Logic (DDL)



Differential nMOS network




## Sample-Set Differential (SSD) Logic



CMOS Logic Families

47


## Enable-Disable CMOS Differential Logic (ECDL)




CMOS Logic Families

48

## ECDL Logic



## Differential Current Switch (DCS) Logic




## SSD and DCS Logic

Strengths	Weaknesses
Logically Complete Family	High Device Count, Area
High Performance	High Clock Load, Routing
High Logic Depth	Clock Generation Constrains




## Differential Current Mirror (DCM) Logic I



Tsiatouhas et al., ISCAS, 2006




## Differential Current Mirror (DCM) Logic II



CMOS Logic Families

53

## Dynamic Complementary Pass Gate (DCP) Logic



CMOS Logic Families

54

## Bibliography

- *“High Speed CMOS Design Styles,”* K. Bernstein, K. Carring, C. Durham, P. Hansen, D. Hogenmiller, E. Nowak and N. Rohrer, Kluwer, 6<sup>th</sup> Edition, 2002.
- *“Digital Integrated Circuits: A Design Perspective,”* J. Rabaey, A. Chandrakasan and B. Nikoloc, Prentice Hall, 2003.
- *“Design of High-Performance Microprocessor Circuits,”* A. Chandrakasan, W. Bowhill and F. Fox, IEEE Press, 2001.

