


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



University of Ioannina

Signal Propagation

Dept. of Computer Science and Engineering



Survey on CMOS Digital Circuits

Y. Tsiatouhas



CMOS Integrated Circuit Design Techniques

Overview



VLSI Systems
and Computer Architecture Lab


1. *Wire delay*
2. *Gate delay*
3. *Miller effect*
4. *Feed-forward*
5. *Negative resistance – capacitance*

Wire Delay



Distributed RC Model I

n – stages, total length ℓ




When $n \gg \gg$ the signal propagation delay time is given by:

$$t_p = \frac{rc\ell^2}{2} \quad \text{Elmore Equation}$$


Where: r is the resistance/unit length, c is the capacitance/unit length and ℓ the wire length



Distributed RC Model II



$$t_p = t_{p1} + t_{buf} + t_{p2} = \frac{rc\left(\frac{l}{2}\right)^2}{2} + t_{buf} + \frac{rc\left(\frac{l}{2}\right)^2}{2} = \frac{rc\ell^2}{4} + t_{buf}$$



Signal Propagation



5

Gate Delay

Signal Propagation

6


Inverter Transition Characteristics



Signal Propagation

7

Transition Times



$t_d = \text{delay time}$

$t_f = \text{fall time}$
 $t_r = \text{rise time}$

Signal Propagation

8

Fall and Rise Times

The fall time is given by the following equation:

$$t_f \approx d \frac{C_L}{k_n V_{DD}}$$

Similarly the rise time is:

$$t_r \approx d \frac{C_L}{k_p V_{DD}}$$

Given that the sizes of the nMOS and pMOS transistors are such that $k_n = k_p$ then:

$$t_f = t_r$$



Propagation Delay Time – A

1st Approach

$$t_{pLH} \cong \frac{t_r}{2}$$


$$t_{pHL} \cong \frac{t_f}{2}$$

Propagation delay:

$$t_p = \max(t_{pLH}, t_{pHL})$$


Average propagation delay:

$$t_{pav} = \frac{t_{pLH} + t_{pHL}}{2} = \frac{t_r + t_f}{4}$$



Propagation Delay Time – B

2nd Approach



Accumulative capacitance model

The operation of the equivalent RC network is expressed by the following differential equation:

$$C_L \frac{dV_{out}}{dt} + \frac{V_{out} - V_{in}}{R_{eq}} = 0$$

Applying a step input V_{in} (from 0 to V) it stands:


$$V_{out}(t) = (1 - e^{-t/\tau})V \quad \text{where } \tau = R_{eq} \times C_L \text{ is the time constant.}$$

For the rise of V_{out} to the 50% of V the time duration is: $t \equiv t_p = \ln(2)\tau = 0.69\tau = 0.69 R_{eq} \times C_L$ ✓

For the transition of V_{out} from 10% to 90% of V the time is: $t \equiv t_{r/f} = \ln(9)\tau = 2.2\tau = 2.2 R_{eq} \times C_L$



The Transistor Model as Switch



Approximation: we need to find a constant and linear equivalent resistance R_{eq} which will induce the same effect as the actual transistor. An initial estimation of R_{eq} can be the average value of the resistance R_{on} at the operating region under consideration.

$$R_{eq} = \text{average}_{t=t_1..t_2} (R_{on}(t)) = \frac{1}{t_2 - t_1} \int_{t_1}^{t_2} R_{on}(t) dt \Rightarrow$$


$$R_{eq} = \frac{1}{t_2 - t_1} \int_{t_1}^{t_2} \frac{V_{DS}(t)}{I_D(t)} dt \stackrel{?}{\cong} \frac{1}{2} (R_{on}(t_1) + R_{on}(t_2))$$

(A) (B)



Transistor's Equivalent Resistance I

In order to determine the propagation delay time, the transistor's equivalent resistance during discharging (charging) of C_L will be given by the following equation, considering that this time is defined as the time interval required in order V_{out} to change from V_{DD} (0) to $V_{DD}/2$ and during this time interval the transistor is in saturation ($V_{DD} \gg V_{DSAT}$).



$$(A) \quad R_{eq} = \frac{1}{t_2 - t_1} \int_{t_1}^{t_2} \frac{V_{DS}(t)}{I_{DSAT}(1 + \lambda V_{DS}(t))} dt =$$

$$= \frac{1}{-V_{DD}/2} \int_{V_{DD}}^{V_{DD}/2} \frac{V}{I_{DSAT}(1 + \lambda V)} dV \cong$$

$$\cong \frac{3V_{DD}}{4I_{DSAT}} \left(1 - \frac{7}{9} \lambda V_{DD} \right)$$

where:

$$I_{DSAT} = k'_n \frac{W}{L} \left((V_{DD} - V_{tn})V_{DSAT} - \frac{V_{DSAT}^2}{2} \right)$$


$$k'_n = \frac{\mu_n \cdot \epsilon}{t_{ox}}$$

Signal Propagation

13

Transistor's Equivalent Resistance II

A similar equation is derived using the formula of the average resistance between the initial and the final state of the transistor.



$$(B) \quad R_{eq} = \frac{1}{2} (R_{on}(t_1) + R_{on}(t_2)) =$$

$$= \frac{1}{2} \left(\frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \right) \cong$$

$$\cong \frac{3V_{DD}}{4I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD} \right)$$

again:

$$I_{DSAT} = k'_n \frac{W}{L} \left((V_{DD} - V_{tn})V_{DSAT} - \frac{V_{DSAT}^2}{2} \right)$$

$$k'_n = \frac{\mu_n \cdot \epsilon}{t_{ox}}$$

Signal Propagation

14

Transistor's Equivalent Resistance III

$$R_{eq} = \frac{3V_{DD}}{4I_{DSAT}} \left(1 - \frac{7}{9}\lambda V_{DD} \right) \cong \frac{3V_{DD}}{4I_{DSAT}} \Rightarrow$$

$$R_{eq} = \frac{3V_{DD}}{4k_n V_{DSAT} (V_{DD} - V_t - V_{DSAT}/2)} \Rightarrow$$

$$R_{eq} \cong \frac{3}{4} \frac{1}{k_n V_{DSAT}} = \frac{3}{4} \frac{1}{\frac{W}{L} k_n' V_{DSAT}} \Rightarrow$$


$$k_n' = \frac{\mu_n \epsilon}{t_{ox}}$$

$$R_{eq} \cong \frac{3 L}{4 W k_n' V_{DSAT}}$$

- The equivalent resistance of a transistor is inversely proportional to W/L.




Equivalent Resistance as a Function of V_{DD}



- When $V_{DD} \gg V_t + V_{DSAT}/2$ the resistance is independent of the power supply.
- When V_{DD} tend to the threshold voltage V_t the resistance rapidly increases.




The Propagation Delay as a Function of V_{DD}



Signal Propagation

17

Impact of k_p/k_n Ratio I



$$C_L = \underbrace{(C_{dp1} + C_{dn1})}_{C_{int}} + \underbrace{(C_{gp2} + C_{gn2})}_{C_{ext}} + C_w$$

In case that the size of pMOS is β times larger than this of nMOS, then all capacitances are scaled by the same factor:

$$C_{dp1} = \beta C_{dn1} \quad \& \quad C_{gp2} = \beta C_{gn2}$$

$$C_L = (1 + \beta)(C_{dn1} + C_{gn2}) + C_w$$

Average signal propagation delay of the 1st inverter :

$$t_{pav} = \frac{t_{pHL} + t_{pLH}}{2} = \frac{\ln(2)}{2} \left((1 + \beta)(C_{dn1} + C_{gn2}) + C_w \right) \cdot \left(R_{eqn} + \frac{R_{eqp}}{\beta} \right)$$


$$t_{pav} = 0.345 \left((1 + \beta)(C_{dn1} + C_{gn2}) + C_w \right) \cdot R_{eqn} \left(1 + \frac{r}{\beta} \right) \quad \text{where: } r = \frac{R_{eqp}}{R_{eqn}}, \quad \beta = \frac{(W/L)_p}{(W/L)_n}$$

Note that R_{eqp} and R_{eqn} are the equivalent resistances of equal size pMOS and nMOS transistors respectively

Signal Propagation

18

Impact of k_p/k_n Ratio II



$$r = \frac{R_{eqp}}{R_{eqn}}$$


This ratio corresponds to pMOS and nMOS transistors of equal size.

The optimum value of β , with respect to time, is achieved by setting: $\frac{\partial t_{pav}}{\partial \beta} = 0$

$$\beta_{opt} = \sqrt{r \left(1 + \frac{C_w}{C_{dn1} + C_{gn2}} \right)}$$



Impact of k_p/k_n Ratio III




$$\frac{k_p}{k_n} = \beta \frac{\mu_p}{\mu_n}$$

Reduced size transistors provide faster circuits at the expense of symmetry (reduced noise margins)!



Propagation Delay and Transistor Size



Let us define as S the increment coefficient of the pMOS (k_p) and nMOS (k_n) transistor sizes in an inverter, with respect to a reference inverter which has the minimum size transistors.

$$k_{p/n} = S \cdot k_{p/n(ref)}$$

$$t_p = \ln(2) R_{eq} C_L = \ln(2) R_{eq} (C_{int} + C_{ext})$$


where:

$$R_{eq} = R_{ref} / S \quad C_{int} = S \cdot C_{ref}$$

Propagation delay of the reference inverter without load (technology only dependence)

$$\Rightarrow t_p = \ln(2) \frac{R_{ref}}{S} S \cdot C_{ref} \left(1 + \frac{C_{ext}}{S C_{ref}} \right) = \ln(2) R_{ref} \cdot C_{ref} \left(1 + \frac{C_{ext}}{S C_{ref}} \right) = t_{p0} \left(1 + \frac{C_{ext}}{S C_{ref}} \right)$$

Inverters' Sizes in a Chain (I)



Let us consider that: $C_{int} = \gamma C_g$ and $C_w = 0$

$\gamma \approx 1$ in modern technologies

$$t_p = t_{p0} \left(1 + \frac{C_{ext}}{C_{int}} \right) = t_{p0} \left(1 + \frac{C_{ext}}{\gamma C_g} \right) = t_{p0} \left(1 + \frac{f}{\gamma} \right)$$

$f = C_{ext}/C_g$

Consequently, at every stage of the inverters' chain it stands that:

$$t_{p,j} = t_{p0} \left(1 + \frac{C_{g,j+1}}{\gamma C_{g,j}} \right) = t_{p0} \left(1 + \frac{f_j}{\gamma} \right)$$

The total chain delay will be:

$$t_p = \sum_{j=1}^N t_{p,j} = t_{p0} \sum_{j=1}^N \left(1 + \frac{C_{g,j+1}}{\gamma C_{g,j}} \right) = t_{p0} \sum_{j=1}^N \left(1 + \frac{f_j}{\gamma} \right) \quad \text{where: } C_{g,N+1} \equiv C_L$$

Inverters' Sizes in a Chain (II)

$$t_p = \sum_{j=1}^N t_{p,j} = t_{p0} \sum_{j=1}^N \left(1 + \frac{C_{g,j+1}}{\gamma C_{g,j}} \right)$$

The equation has N-1 variables ($C_{g,j}$).

For the minimum delay we consider N-1 partial derivatives which are set equal to 0. Then, the following set of constraints will result:

$$\frac{\partial t_p}{\partial C_{g,j}} = 0$$

$$C_{g,j+1}/C_{g,j} = C_{g,j}/C_{g,j-1} \quad j \in [2..N].$$

Consequently, the size of each inverter with respect to the previous one in the chain must increase by the same factor f , which means that $f_j=f$ for every j . Given that $C_{g,1}$ and C_L are known, f is provided by the next equation:

$$f = \sqrt[N]{C_L/C_{g,1}} = \sqrt[N]{F} \quad \text{where: } F = C_L/C_{g,1}$$

The minimum chain delay will be:

$$t_{pmin} = N \cdot t_{p0} \left(1 + \frac{\sqrt[N]{F}}{\gamma} \right)$$



The Optimum Number of Stages

$$t_{pmin} = N \cdot t_{p0} \left(1 + \frac{\sqrt[N]{F}}{\gamma} \right)$$



Which is the optimum number of stages?

We consider the partial derivative with respect to N:

$$\frac{\partial t_{pmin}}{\partial N} = 0 \Rightarrow \gamma + \sqrt[N]{F} - \frac{\sqrt[N]{F} \cdot \ln(F)}{N} = 0$$

Neglecting self-load ($\gamma=0$) the optimum number of stages is: **$N = \ln(F)$**

thus: $F = e^N$ and since: $f = \sqrt[N]{F} \Rightarrow$ **$f = e \approx 2.7$**



Miller Effect



The Miller Effect (I)


The voltage $V_o(t)$ is expressed by the equation:

$$V_o(t) = -AV_i(t - \tau) + V_o^*(t)$$

or equivalently for small $\tau \ll$ (where τ is the delay):

$$V_o(t) = -A \left\{ V_i(t) - \frac{dV_i(t)}{dt} \tau \right\} + V_o^*(t)$$

$V_o^*(t)$ is a component of V_o that is independent of V_i



For the current $I_i(t)$ it stands:


$$I_i(t) = \frac{dq(t)}{dt} = C_m \frac{d}{dt}(\Delta V(t)) = C_m \frac{d}{dt}(V_i(t) - V_o(t))$$



The Miller Effect (II)

$$I_i(t) = C_m(1+A) \frac{d}{dt} \left\{ V_i(t) - R_m C_m(1+A) \frac{dV_i(t)}{dt} \right\} - C_m \frac{dV_o^*(t)}{dt}$$


$$\text{where: } R_m = \frac{A\tau}{C_m(1+A)^2}$$




Consequently, for small $\tau \ll$ and neglecting the independent component $V_o^*(t)$, the next equivalent circuit is derived, where a capacitance $C_m(1+A)$ is in series with a resistance R_m .




Miller Effect in CMOS Gates (I)




The apparent capacitance seen at the area of operation is $C_m(1+A)$.



Miller Effect in CMOS Gates (II)



Feed Forward I



Feed Forward II

Initially $V_i = 0$ and $V_o = V_{DD}$. Considering that the transition time of the input V_i from 0 to V_{DD} is short and that the nMOS transistor is very small, then according to the charge conservation law, the feed forward voltage V_{BK} can be estimated by the following equation :

$$\underbrace{C_L V_{BK} + C_m (V_{BK} - V_{DD})}_{\text{finally}} = \underbrace{(C_m + C_L) V_{DD}}_{\text{initially}} \Rightarrow V_{BK} = V_{DD} + \frac{C_m}{C_L + C_m} V_{DD}$$


In the total duration of the output response we must include the time t_{BK} that is required by the nMOS transistor to discharge the output node back to V_{DD} :

$$t_{BK} = (C_L + C_m) \frac{V_{BK} - V_{DD}}{I_S}$$



Gate Transition Delay

The transition of a gate from a state (LOW/HI) to the complementary one (HI/LOW), is achieved by charging or discharging of the output load capacitance C_L through the MOS transistor resistance R_D .



The time delay constant is:

$$T_D = R_D \cdot C_L$$

Conventional approaches to reduce the transition delay consist in the design optimization by properly selecting the transistor sizes in order to reduce the parasitic resistances and capacitances.



Negative Resistance / Capacitance



The insertion of negative resistances or/and capacitances, according to the following schemes, may reduce the gate transition delay.

The time delay constant is :

$$T'_D = (R_D - R)C_L = T_D - R \cdot C_L$$

The time delay constant is :

$$T''_D = R_D(C_L - C) = T_D - R_D \cdot C$$





Signal Propagation

33

Negative Resistance

A possible way to insert a negative resistance is by the use of a differential amplifier, like the topology of a cross-coupled inverter pair. Given that the inverter pair is balanced (both inverters have the same transition threshold), an as small as difference ΔV in-between their inputs is rapidly amplified. This phenomenon is equivalent to the reduction of the internal resistance R_s of the source so that the virtual impedance at nodes A and B turns to be negative.




Signal Propagation

34

Negative Capacitance

A possible way to insert a negative capacitance is by exploiting the reverse Miller effect, e.g. by the use of a non-inverting amplifier M. Thus, during the transitions of gate D the capacitance at node N is reduced due to the Miller effect on M from C_L to $C_L - (A-1)C_m$.



Βιβλιογραφία

- “Digital Integrated Circuits: A Design Perspective”, J. Rabaey, A. Chandrakasan and B. Nikoloc, Prentice Hall, 2003.
- “CMOS Digital Circuit Technology”, M. Shoji, Prentice Hall, 1988.

