


# CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Survey on CMOS Digital Circuits

Y. Triantouhas



## CMOS Integrated Circuit Design Techniques

### Overview




VLSI Systems  
and Computer Architecture Lab


1. MOS transistor
2. Channel modulation
3. Threshold voltage
4. Velocity saturation
5. CMOS inverter
6. Noise margins
7. CMOS technology scaling

# MOS Transistor

# MOS-FET (nMOS Transistor)




## nMOS Transistor – Operation (I)



MOS Transistor & CMOS Inverter

5


## nMOS Transistor – Operation (II)



MOS Transistor & CMOS Inverter

6

## nMOS Transistor – Operation (III)




Linear region:  $V_{DS} \leq V_{GS} - V_{tn}$

MOS Transistor & CMOS Inverter

7

## nMOS Transistor – Operation (IV)




Saturation:  $V_{DS} > V_{GS} - V_{tn}$

MOS Transistor & CMOS Inverter

8

## nMOS $I_D$ - $V_{DS}$ Characteristic




## Transistor Current Estimation I

The channel charge is:

$$Q_C = C_G (V_{GC} - V_{tn})$$

The **mean** potential value at the channel is :

$$V_c = \frac{(V_S + V_D)}{2} = V_S + \frac{V_{DS}}{2}$$



Long-channel transistor,  $L \gg$

The mean gate-channel potential difference is:

$$V_{GS} = V_G - V_c = V_{GS} - \frac{V_{DS}}{2}$$

The gate-channel capacitance is expressed as:

$$C_G = \epsilon_{ox} \epsilon_0 \frac{WL}{t_{ox}} = C_{ox} WL$$

$\epsilon_{ox}$  = relative oxide permittivity  
 $\epsilon_0$  = vacuum permittivity  
 $t_{ox}$  = gate oxide thickness

$$C_{ox} = \frac{\epsilon_{ox} \epsilon_0}{t_{ox}}$$

## Transistor Current Estimation II

Under lateral electric fields, the mean velocity of the carriers at the channel is:

$$v = \mu_n E$$

$\mu_n$  = electron mobility  
 $E$  = electric field tension

It stands: 
$$E = \frac{V_{DS}}{L}$$

The drain current can be expressed as:


$$I_D = \frac{Q_C}{T} = \frac{Q_C}{L/v} = \frac{Q_C}{L} \mu_n E = \frac{Q_C}{L^2} \mu_n V_{DS} = \mu_n C_{ox} \frac{W}{L} \left( V_{GS} - V_{tn} - \frac{V_{DS}}{2} \right) V_{DS}$$

$$I_D = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{tn}) V_{DS} - \frac{V_{DS}^2}{2} = k_n (V_{GS} - V_{tn}) V_{DS} - \frac{V_{DS}^2}{2}$$

$$k_n = \mu_n C_{ox} \frac{W}{L}$$


MOS Transistor & CMOS Inverter

11



## Transistor Current Estimation III

For  $V_{DS} > V_{DSsat} = V_{GS} - V_{tn}$  (saturation) the channel is pinched off and the drain current does not depend on the  $V_{DS}$ .




Consequently, in the drain current equation the  $V_{DS}$  is replaced by the  $V_{DSsat}$  so that:

$$I_D = k_n (V_{GS} - V_{tn}) (V_{GS} - V_{tn}) - \frac{(V_{GS} - V_{tn})^2}{2} = \frac{k_n}{2} (V_{GS} - V_{tn})^2$$

MOS Transistor & CMOS Inverter

12

## nMOS Transistor Current Equations




$$k_n = \mu_n C_{ox} \frac{W}{L} = \frac{\mu_n \epsilon}{t_{ox}} \frac{W}{L} \quad \text{Current gain factor}$$

$\epsilon = \epsilon_{ox} \cdot \epsilon_0 = \text{oxide permittivity}$


$$I_D = \begin{cases} 0 & V_{GS} - V_{tn} < 0 \\ & \text{Cut-off region} \\ k_n \left[ (V_{GS} - V_{tn})V_{DS} - \frac{V_{DS}^2}{2} \right] & 0 < V_{DS} < V_{GS} - V_{tn} \\ & \text{Linear region} \\ \frac{k_n}{2} (V_{GS} - V_{tn})^2 & 0 < V_{GS} - V_{tn} < V_{DS} \\ & \text{Saturation region} \end{cases}$$



## nMOS $I_D$ - $V_{DS}$ Characteristic



## nMOS $I_D$ - $V_{GS}$ Saturation Characteristic



### Saturation

$$V_{DS} \geq V_{GS} - V_{tn}$$

$$I_D = \frac{k_n}{2} (V_{GS} - V_{tn})^2$$




## $I_D$ Dependencies

The drain current (on current) depends on:


- The channel length (L)
- The channel width (W)
- The threshold voltage ( $V_t$ )
- The gate oxide thickness ( $t_{ox}$ )
- The gate oxide permittivity ( $\epsilon$ )
- The electron/hole mobility ( $\mu$ )




## pMOS Transistor



## pMOS Transistor – Operation (I)



## pMOS Transistor – Operation (II)




Linear region:  $0 > V_{DS} > V_{GS} - V_{tp}$

MOS Transistor & CMOS Inverter

19

## pMOS Transistor – Operation (III)




Saturation:  $V_{DS} < V_{GS} - V_{tp} < 0$

MOS Transistor & CMOS Inverter

20

## pMOS Transistor Current Equations



$$k_p = \mu_p C_{ox} \frac{W}{L} = \frac{\mu_p \epsilon W}{t_{ox} L} \quad \text{Current gain factor}$$


$\epsilon = \epsilon_{ox} \cdot \epsilon_0 = \text{oxide permittivity}$

It stands that:  $\mu_p < \mu_n$  !


$$I_D = \begin{cases} 0 & V_{GS} - V_{tp} > 0 \\ & \text{Cut-off region} \\ k_p \left[ (V_{GS} - V_{tp})V_{DS} - \frac{V_{DS}^2}{2} \right] & 0 > V_{DS} > V_{GS} - V_{tp} \\ & \text{Linear region} \\ \frac{k_p}{2} (V_{GS} - V_{tp})^2 & 0 > V_{GS} - V_{tp} > V_{DS} \\ & \text{Saturation region} \end{cases}$$




## pMOS $I_D$ - $V_{DS}$ Characteristic



## Linear and Saturation Regions



## Transconductance



### Linear Region

The channel resistance (transistor output resistance) is given by:

$$\left. \frac{dI_D}{dV_{DS}} \right|_{V_{GS} \rightarrow 0} \approx k(V_{GS} - V_t) \Rightarrow R_C = \frac{1}{k(V_{GS} - V_t)}$$

The transconductance ( $g_m$ ) represents the relation between  $I_D$  and  $V_{GS}$  and it is defined as follows:

$$g_m = \left. \frac{dI_D}{dV_{GS}} \right|_{V_{GS} = \sigma\alpha\theta} = k \cdot V_{DS}$$

### Saturation

The MOS transistor operates like a current source since the current  $I_D$  is almost independent of the voltage  $V_{DS}$ . The transconductance is provided by:

$$g_m = k(V_{GS} - V_t)$$


## Additional MOS Transistor Dependencies

The equations and curves presented earlier are approximations of the MOS transistor operation. A more detailed analysis must consider the following phenomena:

- the channel-length modulation (διαμόρφωση μήκους καναλιού)
- the *body effect* (φαινόμενο σώματος) and other  $V_t$  dependencies
- the *velocity saturation* (κορεσμός ταχύτητας)



## Channel Length Modulation



Increasing the  $V_{DS}$  by  $\Delta V_{DS}$  above  $V_{DS(sat)}$  [ $V_{DS} = V_{DS(sat)} + \Delta V_{DS}$ ] the channel length  $L$  is decreased by  $\Delta L$ . Since  $I_D$  is conversely proportional of the channel length,  $I_D$  is increased. Consequently, in saturation stands that:

$$I_D = \frac{k}{2} (V_{GS} - V_t)^2 (1 + \lambda V_{DS})$$



## The Body Effect

The threshold voltage is the minimum gate-to-source voltage in a transistor in order to establish an effective current  $I_D$ . In general the threshold voltage depends on:

- the gate material
- the gate insulator (oxide) material
- the oxide thickness
- the channel doping concentration and
- the voltage difference between the source and the bulk ( $V_{SB}$ )




For a given gate material the threshold voltage is provided by the following equation :

$$V_t = V_{t0} \pm \gamma \left( \sqrt{|(-2)\phi_F + V_{SB}|} - \sqrt{|2\phi_F|} \right) \quad \text{where} \quad \gamma = \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2q\epsilon_{si}N} \quad \text{Body Effect Coefficient}$$

where  $V_{t0}$  is the threshold voltage for  $V_{SB}=0$ ,  $\phi_F$  is the Fermi potential ( $\approx -0.3V$ ).  $t_{ox}$  is the oxide thickness,  $\epsilon_{ox}$  is the relative dielectric constant of the oxide,  $q$  is the electron charge,  $\epsilon_{si}$  the relative dielectric constant of the silicon and  $N$  is the channel doping concentration. The sign +/- refers to an nMOS / pMOS transistor respectively.




## The Body Effect




The increment of  $V_{SB}$  results in the increment of the channel depletion region which changes the transistor geometry so that the substrate turns to act as a second gate and thus the threshold voltage is increased.



## Threshold Voltage Dependencies



Threshold voltage as a function of the channel length for low  $V_{DS}$



Drain-induced barrier lowering (DIBL) for low  $L$



## Mobility Degradation ( $\mu$ )

Under the presence of high vertical electric fields ( $V_{GS}/t_{ox}$ ) the carriers scatter off the oxide interface more often so that the mobility ( $\mu$ ) is degraded ( $\mu_{eff} < \mu$ )!


Thus, for a certain  $V_{GS}$  a lower current  $I_D$  is present.




## Velocity Saturation

All I-V equations above apply under the assumption that the carriers' velocity  $u$  in a transistor is proportional to the electric field  $E$ , which means that the carriers mobility  $\mu$  is stable. However, the velocity  $u_{p/n}$  is saturated when the electric field reaches a critical level  $E_c$ , due to the scattering of the carriers in the channel.

In short channel transistors ( $L \ll \lambda$ ) and under the velocity saturation influence, the current is saturated earlier and at a lower value than the expected, according to the following equation:




## Velocity Saturation Impact (I)



The  $W/L$  ratio and the  $V_{GS}$  of the two transistors are the same in both cases

## Velocity Saturation Impact (II)




Impact of velocity saturation on short-channel transistors: Increasing the  $V_{DS}$  voltage the drain current  $I_D$  reaches the saturation earlier than the expected level ( $V_{GS}-V_t$ ) and  $I_D$  has a linear dependence on the  $V_{GS}$  voltage.



## Velocity Saturation Impact (III)

The W/L ratio of the two transistors is the same in both cases.




$$I_D = \frac{k}{2} (V_{GS} - V_{tn})^2 \quad \text{saturation}$$

$$I_D = \frac{k}{2} (V_{GS} - V_{tn})^\alpha$$

$$1 < \alpha < 2$$



## Weak Inversion Current



## Additional Phenomena

- **Mobility Variation**

The mobility ( $\mu$ ) of the carriers (electrons/holes) is decreased by increasing the doping concentration and/or the temperature.

- **Fowler-Nordheim and Direct Tunnelling**

For thin gate oxides in modern nanotechnologies a current is present through this insulator. This current is due to quantum-mechanics tunneling phenomena and is proportional to the gate surface area.

- **Hot Electrons**

As the channel length ( $L$ ) decreases the drain electric field increases so that the electrons gain enough energy (hot electrons) as they move in the channel to deflect towards the gate under the influence of the gate potential.

- **Substrate Breakdown**

For short channels ( $L$ ) and high drain voltages, the depletion area of the drain expands towards the source so that a drain-to-source current is established which is independent of the gate voltage. This phenomenon does not result in a permanent transistor failure.

- **Gate Oxide Dielectric Breakdown**



For high gate-to-source voltages the gate oxide may breakdown. This will lead to a permanent transistor failure.

## CMOS Inverter




## Input-Output Characteristic Curve (I)

Input-Output (Static) Characteristic Curve [ $V_{out}=f(V_{in})$ ]



## Input-Output Characteristic Curve (II)



$V_{tp} < 0$


At the C region both transistors are in saturation and behave as current sources.

There is an input voltage level for which it stands  $V_{in} = V_{out}$  and it is called *transition threshold* (κατώφλι μετάβασης)  $V_M$  of the logic gate.

At this voltage the whole system is not stable.

(In the figure, the transition threshold is equal to  $V_{DD}/2$  given that  $k_p = k_n$ ).

## The Transition Threshold



At the C region both transistors are in saturation. In addition, both transistor currents are equal and for  $V_{in} = V_M$  it stands:

$$\frac{k_n}{2} (V_M - V_{tn})^2 = \frac{k_p}{2} (V_M - V_{DD} - V_{tp})^2$$

$\Leftrightarrow$

$$\frac{k_n}{k_p} = \frac{(V_M - V_{DD} - V_{tp})^2}{(V_M - V_{tn})^2}$$


$$k_{p/n} = \frac{\mu_{p/n} \cdot \epsilon \cdot W}{t_{ox} \cdot L}$$

In case that a specific transition threshold  $V_M$  is required, then the appropriate transistor width ratio is given by the next equation:


$$\frac{W_n}{W_p} = \frac{\mu_p}{\mu_n} \frac{(V_M - V_{DD} - V_{tp})^2}{(V_M - V_{tn})^2}$$

$$L_n = L_p$$


## k<sub>n</sub>/k<sub>p</sub> Effect on the Input-Output Curve



## Noise Margins



## Noise Margins (II)




$$V_{IH} - V_{IL} = -\frac{(V_{OH} - V_{OL})}{g}$$



## Noise Margins (III)

$$\frac{dV_{out}}{dV_{in}} = \left[ (V_{in} - V_{tp}) + \left\{ (V_{in} - V_{tp})^2 - 2(V_{in} - V_{DD}/2 - V_{tp})V_{DD} - k_n/k_p(V_{in} - V_{tp})^2 \right\}^{1/2} \right] = -1 \Big|_{V_{in}=V_{IL}}$$




$$V_{IL} = \frac{3V_{DD} - 3|V_{tp}| + 5V_{tn}}{8} \Big|_{k_n/k_p=1}$$

$$NM_L = V_{IL} \Big|_{V_{OL} \equiv 0}$$




## Noise Margins (IV)



MOS Transistor & CMOS Inverter

45


## Noise Margins (V)




MOS Transistor & CMOS Inverter

46

## The CMOS Inverter



## Latch-Up



## **CMOS Technology Scaling**



## **Process Variations**

*Transistor manufacturing is characterized by process variations either at the wafer level or the die level. Process variations are random and uncorrelated and lead to variations of transistor parameters and geometric characteristics like the W/L ratio, the oxide thickness, the doping concentration, the diffusion depth, the metal widths e.t.c. which result to variations on the transistor transconductance, threshold voltage, parasitic capacitance and resistance ...*

*Consequently, process variations affect the expected circuit performance (speed, power consumption, reliability). Aiming to alleviate the situation, the fabs provide "fast" and "slow" models as well as statistical models of the devices for corner and Monte-Carlo analysis respectively.*



# Process Variations








Fig 1: Sources of statistical variability



MOS Transistor & CMOS Inverter

51

# MOS Transistor Size Scaling



Parameter	Scaling Factor	Parameter	Scaling Factor
Electric Field:	1	Power-Speed Product:	$1/\alpha^3$
Depletion Layer:	$1/\alpha$	Gate Area:	$1/\alpha^2$
Parasitic Capacitance:	$1/\alpha$	Power Density:	1
Gate Delay:	$1/\alpha$	Current Density:	$\alpha$
DC Power Dissipation:	$1/\alpha^2$	Transconductance:	1
Dynamic Power Dissipation:	$1/\alpha^2$		

MOS Transistor & CMOS Inverter

52

## Yield

$$Y = \frac{\text{\#of\_good\_chips\_on\_wafer}}{\text{total\_number\_of\_chips}}$$

*Seed Model:*  $Y = e^{-\sqrt{A \cdot D}}$   $A \gg \lambda$  &  $Y < 30\%$

*Murphy Model:*  $Y = \left( \frac{1 - e^{-A \cdot D}}{A \cdot D} \right)^2$   $A \ll \lambda$  &  $Y > 30\%$

where:  $A$  = die area  
 $D$  = defect density (defects/cm<sup>2</sup>)



## Bibliography

- "Digital Integrated Circuits," J. Rabaey, A. Chandrakasan and B. Nikolic, Prentice Hall, 2003.
- "CMOS VLSI Design: A Circuits and Systems Perspective," N. Weste and D. Harris Addison Wesley, 2010.

