


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Y. Tsiatouhas



CMOS Integrated Circuit Design Techniques

Overview




1. Combinational – sequential logic
2. MOS transistor
3. CMOS logic
4. Complex gates
5. Standard cells




VLSI Systems
and Computer Architecture Lab

Combinational and Sequential Logic



Combinational Logic

$$\text{outputs} = f(\text{inputs})$$



Sequential Logic

$$\text{outputs} = f(\text{inputs}, \text{state})$$



Boolean Algebra

Axioms and Theorems

$x + 0 = x$	$x \cdot 1 = x$
$\bar{x} + x = 1$	$x \cdot \bar{x} = 0$
$x + x = x$	$x \cdot x = x$
$x + 1 = 1$	$x \cdot 0 = 0$
$=$	
$x = x$	

Permutation prop.: $x + y = y + x$

$$x \cdot y = y \cdot x$$

Associative prop.: $x + (y + z) = (x + y) + z$

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z$$

Distributive prop.: $x(y + z) = xy + xz$

$$x + (y \cdot z) = (x + y) \cdot (x + z)$$

De Morgan:

$$\overline{x + y} = \bar{x} \cdot \bar{y}$$

$$\overline{x \cdot y} = \bar{x} + \bar{y}$$


$$x + xy = x$$

$$x \cdot (x + y) = x$$




Logic Gates

AND




x	y	F
0	0	0
0	1	0
1	0	0
1	1	1

OR




x	y	F
0	0	0
0	1	1
1	0	1
1	1	1

NOT




x	F
0	1
1	0

BUFFER




x	F
0	0
1	1

NAND




x	y	F
0	0	1
0	1	1
1	0	1
1	1	0

NOR



x	y	F
0	0	1
0	1	0
1	0	0
1	1	0

XOR



x	y	F
0	0	0
0	1	1
1	0	1
1	1	0

XNOR




x	y	F
0	0	1
0	1	0
1	0	0
1	1	1



CMOS Logic Design

5

MOS Transistor




n-type semiconductor substrate





CMOS Logic Design

6

nMOS Transistor




The MOS Transistor as Switch



CMOS Logic Design

7




The Full CMOS Switch



CMOS Logic Design

8

The Impact of Threshold Voltage




CMOS Logic Design

9

CMOS Logic


Inverter – NOT Gate



CMOS Logic Design

10

Static CMOS Gate



The P-network and N-network are *complementary* logic networks




Static CMOS Circuits


- Each time (except input transition intervals) the output of a static CMOS gate is always attached either to the V_{DD} power supply or the Gnd power supply. When a CMOS circuit is in the quiescent state, it is prohibitive for the two power supplies V_{DD} and Gnd to be connected (in a short circuit).
- The connection of the output to the V_{DD} power supply is through the pMOS network while the connection of the output to the Gnd power supply is through the nMOS network. When these networks are in a conducting state, they behave as a low resistance resistor. In the opposite case, their resistance is considered to be infinite.




NAND Gate



NOR Gate



AND and OR Gates




Complex Gates

Implementation of the function:


$$F = \overline{(A \cdot B) + (C \cdot D)}$$

pMOS network



nMOS network

$$\bar{F}$$





CMOS Logic Design



16

CMOS Pass Gate

Symbols




C = '0'	nMOS off pMOS off Vin='0', Vout='Z' Vin='1', Vout='Z'
C = '1'	nMOS on pMOS on Vin='0', Vout='0' Vin='1', Vout='1'





CMOS Logic Design

17

Tri-State Inverter



(a)



(b)


Truth Table

V_{in}	C	V_{out}
X	0	Z
0	1	1
1	1	0

CMOS Logic Design

18

Multiplexer




A	B	S	F
X	0	0	0 (B)
X	1	0	1 (B)
0	X	1	0 (A)
1	X	1	1(A)

CMOS Logic Design

19

Latch



CMOS Latch


D	CLK	Q	\overline{Q}
0	0	Memory	
0	1	0	1
1	0	Memory	
1	1	1	0

Memory Element

CMOS Logic Design

20

D Flip-Flop




CMOS Edge Triggered D Flip-Flop



D Flip-Flop Operation

Positive Edge-Triggered D Flip-Flop



Truth Table

D	CLK	Q	Qbar
X	0	Memory	
X	1	Memory	
0	0 → 1	0	1
1	0 → 1	1	0
X	1 → 0	Memory	

