


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Survey on CMOS Digital Circuits

Y. Triantouhas



CMOS Integrated Circuit Design Techniques


Overview



VLSI Systems
and Computer Architecture Lab

1. Combinational – sequential logic
2. MOS transistor
3. CMOS logic
4. Complex gates
5. Standard cells

Combinational and Sequential Logic



CMOS Logic Design

3

Boolean Algebra

Axioms and Theorems

$$x + 0 = x$$

$$x + \bar{x} = 1$$

$$x + x = x$$

$$x + 1 = 1$$

$$=$$

$$\bar{x} = x$$

Permutation prop.: $x + y = y + x$

Associative prop.: $x + (y + z) = (x + y) + z$

Distributive prop.: $x(y + z) = xy + xz$

De Morgan:

$$\overline{x + y} = \bar{x} \cdot \bar{y}$$

$$x + xy = x$$

$$x \cdot 1 = x$$

$$x \cdot \bar{x} = 0$$

$$x \cdot x = x$$

$$x \cdot 0 = 0$$

$$x \cdot y = y \cdot x$$

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z$$

$$x + (y \cdot z) = (x + y) \cdot (x + z)$$









$$\overline{x \cdot y} = \bar{x} + \bar{y}$$

$$x \cdot (x + y) = x$$

CMOS Logic Design

4





Logic Gates



CMOS Logic Design

5


MOS Transistor



CMOS Logic Design

6


The MOS Transistor as Switch



CMOS Logic Design

7


The Full CMOS Switch



CMOS Logic Design

8

The Impact of Threshold Voltage




CMOS Logic Design

9

CMOS Logic


Inverter – NOT Gate



CMOS Logic Design

10

Static CMOS Gate





The P-network and N-network are *complementary* logic networks




Static CMOS Circuits

- Each time (except input transition intervals) the output of a static CMOS gate is always attached either to the V_{DD} power supply or the Gnd power supply. When a CMOS circuit is in the quiescent state, it is prohibitive for the two power supplies V_{DD} and Gnd to be connected (in a short circuit).
- The connection of the output to the V_{DD} power supply is through the pMOS network while the connection of the output to the Gnd power supply is through the nMOS network. When these networks are in a conducting state, behave as a low resistance resistor. In the opposite case, their resistance is considered to be infinite.





AND and OR Gates




Complex Gates

Implementation of the function:


$$F = \overline{((A \cdot B) + (C \cdot D))}$$

pMOS network



nMOS network

$\bar{F}$




CMOS Logic Design


16

CMOS Pass Gate

Symbols




$C = '0'$	nMOS off pMOS off $V_{in}='0', V_{out}= 'Z'$ $V_{in}='1', V_{out}= 'Z'$
$C = '1'$	nMOS on pMOS on $V_{in}='0', V_{out}= '0'$ $V_{in}='1', V_{out}= '1'$



CMOS Logic Design


17

Tri-State Inverter



Truth Table

V_{in}	C	V_{out}
X	0	Z
0	1	1
1	1	0




Symbol

CMOS Logic Design

18

Multiplexer



Truth Table


A	B	S	F
X	0	0	0 (B)
X	1	0	1 (B)
0	X	1	0 (A)
1	X	1	1 (A)



CMOS Logic Design

19

Latch



CMOS Latch

Truth Table

D	CLK	Q	Qbar
0	0	Memory	
0	1	0	1
1	0	Memory	
1	1	1	0


Memory Element



CMOS Logic Design

20

D Flip-Flop




CMOS Edge Triggered D Flip-Flop



D Flip-Flop Operation

Positive Edge-Triggered D Flip-Flop



Truth Table

D	CLK	Q	Qbar
X	0	Memory	
X	1	Memory	
0	0 → 1	0	1
1	0 → 1	1	0
X	1 → 0	Memory	

