


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Y. Tsiatouhas



CMOS Integrated Circuit Design Techniques




VLSI Systems and Computer Architecture Lab

Course Objectives



- CMOS integrated circuit design techniques
 - High performance design
 - Low-power – low-voltage design
 - Design for testability



CSE Dept. – Courses on Electronics Design



MOS Transistor







ST-Microelectronics

Introduction

5


Integrated Circuits' Interconnects



Introduction

6


CMOS Technology Evolution (I)



Introduction

7


CMOS Technology Evolution (II)




Introduction

8

CMOS Technology Evolution (III)



Pentium III – 550MHz, 0.13μm, 5m Al
CMOS
9.5M Xtors




Pentium III – 650MHz, 0.08μm, 6m Al
CMOS
(Coppermine)



Introduction

9

CMOS Technology Evolution (IV)



Pentium III – 1.2GHz, 0.07μm, 6m Cu
CMOS
44M Xtors




Pentium 4 – 2.8GHz, 0.045μm, 7m Cu
CMOS
(Prescott)




Introduction

10

CMOS Technology Evolution (V)





CMOS Technology Evolution (VI)



CMOS Technology Evolution (VII)

Node: 14nm

2016



14 nm 2nd Generation
Tri-gate Transistor

Xeon E7-8890 v4 – 2.2-3.4 GHz
FinFET technology 14nm
24 cores – 60MB L3
Broadwell-EX (Brickland platform)
Max memory size 3.07 TB DDR4
Power 165W


[Introduction](#)

13

Product Family	Intel Xeon E5-2600/4600 V4	Intel Xeon E7-8800/4800 V4	Intel Xeon E5-2600/4600 V5	Intel Xeon E7-8800/4800 V5	Intel Xeon E5-2600/4600 V6	Intel Xeon E7-8800/4800 V6
Family Branding	Broadwell-EP	Broadwell-EX	Skylake-EP	Skylake-EX	Cannonlake-EP	Cannonlake-EX
Process Node	14nm	14nm	14nm	14nm	10nm	10nm
Xeon Platform	Intel Grantley	Intel Brickland	Intel Purely	Intel Purely	Intel Purley	Intel Purley
PCH	C610 Series	C602J Series	Lewisburg PCH	Lewisburg PCH	Lewisburg PCH	Lewisburg PCH
Socket	Socket R3	Socket R1	Socket P	Socket P	Socket P	Socket P
Omni-Path (Interconnect)	N/A	N/A	Storm Lake Gen1	Storm Lake Gen1	Storm Lake Gen1	Storm Lake Gen1
Max Core Count	22	24	26	28	30-32?	32-34?
Max Thread Count	44	48	52	56	60-64?	64-68?
Max L3 Cache	55 MR	60 MR	65 MR	70 MR	75-80?	80-85?
Max PCI-Express Lanes	40 PCI-E Gen3	32 PCI-E Gen3	48 PCI-E Gen3	48 PCI-E Gen3	>48 PCI-E Gen3	>48 PCI-E Gen3
DDR4 Memory Support	4-Channel DDR4	4-Channel DDR4	6-Channel DDR4	6-Channel DDR4	6-Channel DDR4	6-Channel DDR4
TDP Range	55-145W	115-165W	45-160W	110-160W	45-160W	110-160W
Launch Expected	Q1 2016	Q2 2016	1H 2017	2017	2018	2018


14

CMOS Technology Evolution (VI)





Nanometer Technologies Structures

Node: 22nm




Fin-FET or 3D FET or Tri-Gate FET



Introduction

16


Nanometer Technologies Structures



Introduction

17

Carbon Nanotubes




Introduction

18

Carbon Nanotube FET

2nd generation




Development of *p-type* and *n-type* FETs



Introduction

19


CMOS Technology Scaling




Introduction

20

Very Large Scale Integration – VLSI




ASIC




FPGA





Systems-on-Chip




Texas Instruments



System-on-a-Chip (SoC)




Frequency



Introduction

25

Performance




Introduction

26



Power Consumption/Density




Dark Silicon !

ICT - Energy Concepts for Energy Efficiency and Sustainability, Fagas, et al, 2017

Introduction

27


Dynamic & Static Power Consumption




Introduction

28


Power Supply Scaling



Power Supply (V_{DD}) & Threshold Voltage (V_t)




Transistor's Switch Energy



Introduction

31

Design-Manufacturing Constraints



Introduction

32

Process Variations (I)

Transistor (and in general device) manufacturing parameters are varying from wafer to wafer and from die to die. These variations are called process variations, they are random and not correlated and they are due to:





- variations in the oxide thickness, in the depth of the diffusion area, in the dopant concentration e.t.c.
- geometric variations, like the transistor W/L ratio or the width of the interconnect metal lines.

Process variations result in positive or negative deviations from the expected circuit operation. Aiming to support the design phase, semiconductor companies provide "fast" and "slow" device models that correspond to $\pm 3\sigma$ parameter deviations with respect to the nominal values, as well as statistical models in order to be able to predict the circuit response through simulations or Monte-Carlo analysis respectively.

Process variations tend to increase with technology evolution!




Process Variations (II)




Manufacturing Defects

Contact aspect ratio: L/D = 7/1
0.18 μ m Technology





d = defect size



Introduction

35

Transient Faults



Introduction

36

ITRS – High Performance (I)

Process Integration - Devices

Year	2003	2006	2007	2008	2009	2010	2011	2012	2013
Technology node									
Physical gate length (high perform.)	60	50	65	57	59	43	40	38	32
EOT: Equiv. oxide thickness	90	78	68	59	32	43	40	38	32
MPU/ASIC Metal 1 (6M) / Pitch (nm)	100	100	100	100	100	100	100	100	100
MPU/Physical Gate Length (nm)	32	28	25	22	20	18	16	14	12
L_p : Physical L_{gate} for High Performance logic (nm) [1]	32	28	25	22	20	18	16	14	13
L_{eq} : Equivalent Oxide Thickness (nm) [2]									
Extended Plasma Bulk (Å)	12	11	11	10	9	4.5	6	6	6
UTB FD (Å)									
EOT_{eq} : Electrical Equivalent Oxide Thickness in inversion [4]									
Extended Plasma Bulk (Å)	19.3	18.4	18.4	17.0	16.0	9.2	7.5	7.5	7.5
UTB FD (Å)									
I_{leak} : Maximum gate leakage current density (A/cm ²)									
Extended Plasma Bulk (A/cm ²)	1.88E+02	5.36E+02	8.00E+02	1.19E+03	1.19E+03	1.59E+03	2.00E+03	2.40E+03	
UTB FD (A/cm ²)									
DG (A/cm ²)									
V_{dd} : power supply	1.1	1.1	1.1	1	1	1	1	0.9	0.9
V_{tstat} : Saturation threshold voltage									
V_{tstat} : Saturation Threshold Voltage (mV) [7]	195	168	165	164	237	151	146	140	
Extended Plasma Bulk (mV)									
UTB FD (mV)									
DG (mV)									
I_{off} : S/D subthreshold leakage current									
I_{off} : Source/Drain Subthreshold Off-State Leakage Current (A) [3]	0.06	0.15	0.2	0.26	0.27	0.27	0.27	0.29	0.29
Extended Plasma Bulk (A)									
UTB FD (A)									
DG (A)									
I_{dsat} : NMOS drive current									
I_{dsat} : effective NMOS Drive Current (A) [9]	1.02E+03	1.15E+03	1.26E+03	1.21E+03	1.05E+03	2.05E+03	2.40E+03	2.30E+03	
Extended Plasma Bulk (A)									
UTB FD (A)									
DG (A)									
Mobility enhancement factor									
M_{enh} : Mobility Enhancement Factor for I_{dsat} [10]	1.09	1.09	1.00	1.09	1.11	1.14	1.14	1.05	1.05
Extended Plasma Bulk									
UTB FD									
DG									

ITRS

International
Technology
Roadmap
for
Semiconductors

Introduction

37

ITRS – High Performance (II)

Process Integration - Devices

Year	2014	2015	2016	2017	2018	2019	2020
Technology node							
Physical gate length (high perform.)	28	25	22	20	18	16	14
EOT: Equiv. oxide thickness	28	25	22	20	18	16	14
MPU/ASIC Metal 1 (6M) / Pitch (nm)	11	10	9	8	7	6	6
MPU/Physical Gate Length (nm)	11	10	9	8	7	6	5
L_p : Physical L_{gate} for High Performance logic (nm) [1]	11	10	9	8	7	6	5
L_{eq} : Equivalent Oxide Thickness (nm) [2]							
Extended Plasma Bulk (Å)							
UTB FD (Å)	5	5					
DG (Å)	6	6	5	5	5	5	5
EOT_{eq} : Electrical Equivalent Oxide Thickness in inversion [4]							
Extended Plasma Bulk (Å)							
UTB FD (Å)	9	9					
DG (Å)	10	10	9	9	9	9	9
Max. gate leakage current density							
I_{leak} : Maximum gate leakage current density (A/cm ²) [5]							
Extended Plasma Bulk (A/cm ²)							
FDSOI (A/cm ²)	3.21E+03	3.70E+03					
DG (A/cm ²)	1.00E+03	1.10E+03	1.22E+03	1.38E+03	1.57E+03	2.20E+03	
V_{dd} : power supply	0.9	0.8	0.8	0.7	0.7	0.7	0.7
V_{tstat} : Saturation threshold voltage							
V_{tstat} : Saturation Threshold Voltage (mV) [7]	164	166					
Extended Plasma Bulk (mV)							
UTB FD (mV)							
DG (mV)							
I_{off} : S/D subthreshold leakage current							
I_{off} : Source/Drain Subthreshold Off-State Leakage Current (A) [3]	0.36	0.37					
Extended Plasma Bulk (A)							
UTB FD (A)							
DG (A)							
I_{dsat} : NMOS drive current							
I_{dsat} : effective NMOS Drive Current (A) [9]	2290	2188					
Extended Plasma Bulk (A)							
UTB FD (A)	2354	2275	2113	2533	2740	2744	2981
DG (A)							

Introduction

38

ITRS – Low Leakage (I)

Process Integration - Devices

Year	2005	2006	2007	2008	2009	2010	2011	2012	2013
Technology node									
Physical gate length (low static power)									
<i>L_g</i> : Physical gate length for LSTP [1]									
Extended Planar Bulk and DG (nm)	65	53	45	37	32	28	25	22	20
UTB FD (nm)								22	20
EOT: Equiv. oxide thickness									
<i>V_{dd}</i> : power supply									
<i>V_{t_{sat}}</i> : Saturation threshold voltage									
<i>I_{off}</i> : S/D subthreshold leakage current									
<i>I_{dsat}</i> : NMOS drive current									



Introduction

39

ITRS – Low Leakage (II)

Process Integration - Devices

Year	2014	2015	2016	2017	2018	2019	2020
Technology node							
Physical gate length (low static power)							
<i>L_g</i> : Physical gate length for LSTP [1]							
Extended Planar Bulk and DG (nm)	18	16	14	13	12	11	10
UTB FD (nm)	18	17	16	15	14	13	12
EOT: Equivalent Oxide Thickness [2]							
<i>V_{dd}</i> : Power Supply Voltage (V) [6]							
<i>V_{t_{sat}}</i> : Saturation threshold voltage [7]							
<i>I_{off}</i> : S/D subthreshold leakage current							
<i>I_{dsat}</i> : effective NMOS Drive Current [9]							



Introduction

40

ITRS – Low Dynamic Power (I)

Process Integration - Devices

Year	Year in Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
Technology node	DRAM $\frac{1}{2}$ Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
	MPU/ASIC Metal I (M1) $\frac{1}{2}$ Pitch (nm)(contacted)	90	78	68	59	52	45	40	36	32
	MPU Physical Gate Length (nm)	32	28	25	22	20	18	16	14	13
Physical gate length (low dynamic power)	L_p , Physical gate length for LOP (nm) [1]	45	37	32	28	25	22	20	18	16
EOT: Equiv. oxide thickness [2]										
	Extended planar bulk (Å)	14	13	12	11	10	9	9	9	9
	UTB FD (Å)						9	9	9	9
	DG (Å)						9	9	9	8
V _{dd} : power supply	V_{dd} , Power Supply Voltage (V) [6]	0.9	0.9	0.8	0.8	0.8	0.7	0.7	0.7	0.6
V _{sat} : Saturation threshold voltage	$V_{t,sat}$, Saturation Threshold Voltage [7]									
	Extended Planar Bulk (mV)	288	303	285	271	276	226	233	231	
	UTB FD (mV)							273	268	272
	DG (mV)							261	255	257
I _{off} : S/D subthreshold leakage current	$I_{d,off}$, Source/Drain Subthreshold Off-State Leakage Current [3]									
	Extended Planar Bulk ($\mu\text{A}/\mu\text{m}$)	3.00E-03	3.00E-03	5.00E-03	3.0E-03	8.0E-03	5.00E-03	1.80E-02	2.50E-02	
	UTB FD ($\mu\text{A}/\mu\text{m}$)							8.00E-03	1.00E-02	1.00E-02
	DG ($\mu\text{A}/\mu\text{m}$)							5.00E-03	7.00E-03	7.00E-03
I _{dat} : NMOS drive current	$I_{d,dat}$, effective NMOS Drive Current [9]									
	Extended Planar Bulk ($\mu\text{A}/\mu\text{m}$)	589	607	573	612	352	749	749	774	
	UTB FD ($\mu\text{A}/\mu\text{m}$)							740	765	718
	DG ($\mu\text{A}/\mu\text{m}$)							783	822	789



Introduction

41

ITRS – Low Dynamic Power (II)

Process Integration - Devices

Year	Year in Production	2014	2015	2016	2017	2018	2019	2020
Technology node	DRAM $\frac{1}{2}$ Pitch (nm) (contacted)	28	25	22	20	18	16	14
	MPU/ASIC Metal I (M1) $\frac{1}{2}$ Pitch (nm)(contacted)	28	25	22	20	18	16	14
	MPU Physical Gate Length (nm)	11	10	9	8	7	6	6
Physical gate length (low dynamic power)	L_p , Physical gate length for LOP (nm) [1]	14	13	11	10	9	8	7
EOT: Equiv. oxide thickness [2]								
	Extended planar bulk (Å)							
	UTB FD (Å)	8	8	7				
	DG (Å)	8	8	7	7	7	7	7
V _{dd} : power supply	V_{dd} , Power Supply Voltage (V) [6]	0.6	0.6	0.5	0.5	0.5	0.5	0.5
V _{sat} : Saturation threshold voltage	$V_{t,sat}$, Saturation Threshold Voltage [7]							
	Extended Planar Bulk (mV)							
	UTB FD (mV)	275	277	254				
	DG (mV)	250	251	238	239	242	243	246
I _{off} : S/D subthreshold leakage current	$I_{d,off}$, Source/Drain Subthreshold Off-State Leakage Current [3]							
	Extended Planar Bulk ($\mu\text{A}/\mu\text{m}$)							
	UTB FD ($\mu\text{A}/\mu\text{m}$)	1.0E-02	1.0E-02	2.5E-02				
	DG ($\mu\text{A}/\mu\text{m}$)	1.0E-02	1.0E-02	2.0E-02	2.0E-02	2.0E-02	2.0E-02	2.0E-02
I _{dat} : NMOS drive current	$I_{d,dat}$, effective NMOS Drive Current [9]							
	Extended Planar Bulk ($\mu\text{A}/\mu\text{m}$)							
	UTB FD ($\mu\text{A}/\mu\text{m}$)	738	796	695	820	873	929	931
	DG ($\mu\text{A}/\mu\text{m}$)	829	892	760				



Introduction

42

ITRS – Memory Technology

Process Integration - Devices

Year		2005	2006	2007	2008	2009	2010	2011	2012	2013
DRAM pitch		80	70	65	57	50	45	40	35	32
EOT: Capacitor equiv. oxide thickness		0.0514	0.0408	0.0324	0.0193	0.0153	0.0122	0.0096	0.0077	0.0061
DRAM capacitor voltage		1.8	1.4	1.1	0.9	0.8	0.6	0.6	0.5	0.5
Max. worline level		1.5	1.4	1.3	1.2	1.1	1.1	1.1	1	1
Electric field of capacitor dielectric, (MV/cm) [3]		8	10	12	13	14	18	18	20	20
DRAM cell FET dielectric: equivalent oxide thickness, EOT (nm) [6]		5.5	5	5	4.5	4	4	4	4	4
Maximum Wordline (WL) level (V) [7]		3.5	3.3	3.3	3	2.7	2.7	2.7	2.6	2.6
Electric field of cell FET device dielectric (MV/cm) [8]		6.4	6.6	6.6	6.7	6.8	6.8	6.8	6.5	6.5
Cell Size Factor, α [9]		8	8	8	6	6	6	6	6	6
Array Area Efficiency [10]		0.63	0.63	0.63	0.56	0.56	0.56	0.56	0.56	0.56
Minimum DRAM retention time (ns) [11]		64	64	64	64	64	64	64	64	64
DRAM soft error rate		1000	1000	1000	1000	1000	1000	1000	1000	1000
Year		2014	2015	2016	2017	2018	2019	2020		
DRAM pitch		28	25	22	20	18	16	14		
EOT: Capacitor equiv. oxide thickness		0.0048	0.0038	0.0030	0.0024	0.0019	0.0015	0.0012		
DRAM capacitor voltage		0.45	0.4	0.4	0.3	0.25	0.2	0.15		
Max. worline level		1	0.9	0.9	0.7	0.7	0.7	0.7		
Electric field of cell FET device dielectric (MV/cm) [8]		22	23	23	23	28	35	47		
DRAM cell FET dielectric: equivalent oxide thickness, EOT (nm) [6]		4	3.5	3.5	3.5	3	3	3		
Maximum Wordline (WL) level (V) [7]		2.6	2.3	2.3	2.3	2	2	2		
Electric field of cell FET device dielectric (MV/cm) [8]		6.5	6.6	6.6	6.6	6.7	6.7	6.7		
Cell Size Factor, α [9]		6	6	6	6	6	6	6		
Array Area Efficiency [10]		0.56	0.56	0.56	0.56	0.56	0.56	0.56		
Minimum DRAM retention time (ns) [11]		64	64	64	64	64	64	64		
DRAM soft error rate (fits) [12]		1000	1000	1000	1000	1000	1000	1000		

Introduction

43

ITRS – Reliability

Process Integration - Devices

Year		2005	2006	2007	2008	2009	2010	2011	2012	2013
DRAM pitch		80	70	65	57	50	45	40	36	32
Physical gate length		90	78	68	59	52	45	40	36	32
Early failures		50–2000	50–2000	50–2000	50–2000	50–2000	50–2000	50–2000	50–2000	50–2000
Long term failures		10-100	10-100	50-2000	10-100	10-100	10-100	10-100	10-100	10-100
Soft error rate		1000	1000	1000	1000	1000	1000	1000	1000	1000
Year		50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000
DRAM pitch		28	25	22	20	18	16	14	13	
Physical gate length		28	25	22	20	18	16	14	13	
Early failures		50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000
Long term failures		10-100	10-100	10-100	10-100	10-100	10-100	10-100	10-100	10-100
Soft error rate		1000	1000	1000	1000	1000	1000	1000	1000	1000
Year		50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000
DRAM pitch		28	25	22	20	18	16	14	13	
Physical gate length		28	25	22	20	18	16	14	13	
Early failures		50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000
Long term failures		10-100	10-100	10-100	10-100	10-100	10-100	10-100	10-100	10-100
Soft error rate		1000	1000	1000	1000	1000	1000	1000	1000	1000
Year		50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000
DRAM pitch		28	25	22	20	18	16	14	13	
Physical gate length		28	25	22	20	18	16	14	13	
Early failures		50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000
Long term failures		10-100	10-100	10-100	10-100	10-100	10-100	10-100	10-100	10-100
Soft error rate		1000	1000	1000	1000	1000	1000	1000	1000	1000
Year		50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000

Introduction

44

ITRS – Design Challenges (I)

Design

Year	Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013	
		DRAM μ ; Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
<i>Design Reuse</i>											
<i>Design Reuse</i>											
High Level Synthesis	Design block reuse [1] % to all logic size	32%	33%	35%	36%	38%	40%	41%	42%	44%	
	Design block reuse [1] % to all logic size	32%	33%	35%	36%	38%	40%	41%	42%	44%	
	Platforms supported [4] % of platforms fully supported by tools [5]	3%	6%	10%	25%	35%	50%	57%	64%	75%	
	Platforms supported [4] % of platforms fully supported by tools [5]	3%	6%	10%	25%	35%	50%	57%	64%	75%	
	<i>High Level Synthesis</i>										
	Accuracy of high level estimates (performance, area, power, costs) [6] % versus measurements	53%	56%	60%	63%	66%	70%	73%	76%	80%	
	<i>Reconfigurability</i>										
	SOC reconfigurability [7] % of SOC functionality reconfigurable	23%	26%	28%	28%	30%	35%	38%	40%	42%	
	SOC reconfigurability [7] % of SOC functionality reconfigurable	23%	26%	28%	28%	30%	35%	38%	40%	42%	
	<i>Analog/Mixed-Signal</i>										
Analog/Mixed-Signal	Analog automation [8] % versus digital automation [9]	12%	14%	17%	17%	24%	24%	27%	30%	32%	
	Analog automation [8] % versus digital automation [9]	12%	14%	17%	17%	24%	24%	27%	30%	32%	
	Modeling methodology, description languages, and simulation environments [10] % versus digital methodology [11][12]	53%	55%	58%	60%	62%	65%	67%	70%	73%	



ITRS – Design Challenges (II)

Design

Year	Year of Production	2014	2015	2016	2017	2018	2019	2020	
		DRAM μ ; Pitch (nm) (contacted)	28	25	22	20	18	16	14
<i>Design Reuse</i>									
<i>Design Reuse</i>									
High Level Synthesis	Design block reuse [1] % to all logic size	46%	48%	49%	51%	52%	54%	55%	
	Design block reuse [1] % to all logic size	46%	48%	49%	51%	52%	54%	55%	
	Platforms supported [4] % of platforms fully supported by tools [5]	80%	85%	90%	92%	94%	95%	97%	
	Platforms supported [4] % of platforms fully supported by tools [5]	80%	85%	90%	92%	94%	95%	97%	
	<i>High Level Synthesis</i>								
	Accuracy of high level estimates (performance, area, power, costs) [6] % versus measurements	83%	86%	90%	92%	94%	95%	97%	
	<i>Reconfigurability</i>								
	SOC reconfigurability [7] % of SOC functionality reconfigurable	45%	48%	50%	53%	56%	60%	62%	
	SOC reconfigurability [7] % of SOC functionality reconfigurable	45%	48%	50%	53%	56%	60%	62%	
	<i>Analog/Mixed-Signal</i>								
Analog/Mixed-Signal	Analog automation [8] % versus digital automation [9]	35%	38%	40%	43%	46%	50%	52%	
	Analog automation [8] % versus digital automation [9]	35%	38%	40%	43%	46%	50%	52%	
	Modeling methodology, description languages, and simulation environments [10] % versus digital methodology [11][12]	76%	78%	80%	83%	86%	90%	92%	



ITRS – Design Challenges (III)

Design										
Year	<i>Year of Production</i>	2005	2006	2007	2008	2009	2010	2011	2012	2013
Asynchronous global signaling	<i>DRAM ½ Pitch (nm) (contacted)</i>	80	70	65	57	50	45	40	36	32
	Asynchronous global signaling % of a design driven by handshake clocking	5%	5%	7%	11%	15%	17%	19%	20%	22%
	Parameter uncertainty % ϵ -effect (on sign-off delay)	5%	6%	6%	8%	10%	11%	11%	12%	14%
	Simultaneous analysis objectives # of objectives during optimization	4	4	4	5	6	6	6	6	7
	MTTF contribution reliability factor	1	1.1	1.2	1.3	1.4	1.6	1.7	1.8	1.9
	Circuit families # of circuit families in a single design	2	2	3	3	4	4	4	4	4
Analog content synthesized	Analog content synthesized % of a design	10%	13%	15%	16%	17%	18%	19%	20%	23%
	Leakage # times per device	2	3	4	6	8	9.5	11	12	14
	Year	<i>Year of Production</i>	2014	2015	2016	2017	2018	2019	2020	
	<i>DRAM ½ Pitch (nm/contacted)</i>	28	25	22	20	18	16	14		
Asynchronous global signaling	Asynchronous global signaling % of a design driven by handshake clocking	20%	25%	30%	30%	30%	35%	40%		
	Parameter uncertainty % ϵ -effect (on sign-off delay)	15%	18%	20%	20%	20%	22%	25%		
	Simultaneous analysis objectives # of objectives during optimization	8	8	8	8	8	8	8		
	MTTF contribution reliability factor	2	2.1	2.2	2.3	2.5	2.6	2.7		
	Circuit families # of circuit families in a single design	4	4	4	4	4	4	4		
	Analog content synthesized % of a design	25%	28%	30%	35%	40%	45%	50%		
Analog content synthesized	Leakage # times per device	16	24	32	32	32	32	32		



Introduction

47

ITRS – Design for Test (I)

Design										
Year	<i>Year of Production</i>	2005	2006	2007	2008	2009	2010	2011	2012	2013
Analog/Mixed-Signal/RF	<i>System Driver: Analog/Mixed-Signal/RF</i>									
	All digital DFT for analog/mixed-signal/RF	30	35	40	45	50	55	60	60	60
	Availability of fault/defect models for AMS/RF	30	35	40	45	50	55	60	60	60
	<i>System Driver: MPU/DSP</i>									
	MPU/DSP DFT coverage	60	60	70	70	70	75	75	75	80
	Critical paths delay fault coverage	50	50	55	55	60	60	60	60	70
Blocks with DFT for fault tolerance	Blocks with DFT for fault tolerance	40	40	40	40	45	45	50	50	55
	Memories DFT for yield improvement	85	85	85	90	90	90	90	95	95
	SOC/SIP DFT support for logic repair	50	50	50	60	60	60	70	70	70
	DFT reuse for performance calibration	30	30	35	35	40	40	40	45	45
DFT impact on system performance	DFT impact on system performance	15	15	15	15	10	10	10	10	10
	Test volume reduction	2*	2*	5*	5*	5*	10*	10*	10*	20*
	DFT – ATE interface standardization	40	40	45	45	50	50	60	60	70



Introduction

48

ITRS – Design for Test (II)

Design

Year	2014	2015	2016	2017	2018	2019	2020
Analog/Mixed-Signal/RF							
All digital DFT for analog/mixed-signal/RF							
Availability of fault/defect models for AMS/RF							
MPU/DSP							
DFT coverage							
Critical paths delay fault coverage							
Blocks with DFT for fault tolerance							
Memories							
DFT for yield improvement							
SOC/SIP							
DFT support for logic repair							
DFT reuse for performance calibration							
DFT impact on system performance							
Test volume reduction							
DFT – ATE interface standardization							

Introduction

49

ITRS – Design for Manufacturability

Design

Year	2005	2006	2007	2008	2009	2010	2011	2012	2013	Driver
Mask cost	80	70	65	57	50	45	40	36	32	
VDD variability										
Vth variability										
Circuit performance variability										
Circuit power variability										
Year	2014	2015	2016	2017	2018	2019	2020	Driver		
Mask cost	28	25	22	20	18	16	14			
VDD variability										
Vth variability										
Circuit performance variability										
Circuit power variability										

Introduction

50


ITRS – Additional Requirements

Design


Year	2005	2006	2007	2008	2009	2012	2015	2018	Driver
DRAM ½ Pitch (nm)	80	70	65	57	50	36	25	18	
SOC new design cycle	12	12	12	12	11	11	10	9	SOC
SOC logic Mdr per designer-year (10-person team)	3.3	4.3	5.4	7.4	10.6	24.6	73.4	113	SOC
SOC dynamic power reduction beyond scaling (%)	0.1	0.2	0.2	0.2	0.2	6	4.7	8.1	SOC
SOC standby power reduction beyond scaling (%)	2.4	3.4	5.1	6.4	8.73	18.8	44.4	232	SOC
Test coverage by BIST	25	30	35	40	45	60	75	90	MPU, SOC



Integrated Circuits Design Flow



Complexity and Productivity




Πηγή: Sematech



Introduction

53


SoC Design Aspects



Introduction

54

Levels of Abstraction



Bibliography (I)

Digital Integrated Circuits

J. Rabaey – A. Chandrakasan – B. Nikolic
Εκδόσεις: Prentice Hall

Principles of Testing Electronic Systems

S. Mourad – Y. Zorian
Εκδόσεις: John Wiley & Sons

CMOS Circuit Design: Layout & Simulation

Baker – Li - Boyce
Εκδόσεις: IEEE Press

Essentials of Electronic Testing

Bushnell – Agraval
Εκδόσεις: Kluwer Academic Publishers

Bibliography (II)

High Speed CMOS Design Styles

K. Bernstein et.al.

Εκδόσεις: Kluwer Academic Publishers

Low Power Design Methodologies

J. Rabaey – M. Pedram

Εκδόσεις: Kluwer Academic Publishers

Low Voltage CMOS VLSI Circuits

J. Kuo – J. Lou

Εκδόσεις: John Wiley & Sons

CMOS Digital Integrated Circuits

S-M Kang – Y. Leblebici

Εκδόσεις: McGraw Hill



Bibliography (III)

Power Management of Digital Circuits in DSM CMOS Tech.

S. Henzler

Εκδόσεις: Springer

Design of High-Performance Microprocessor Circuits

A. Chandrakasan – W. Bowhill – F. Fox

Εκδόσεις: IEEE Press

System-on-Chip Test Architectures

L. Wang – C. Stroud – N. Touba

Εκδόσεις: Morgan-Kaufmann

