


CMOS INTEGRATED CIRCUIT DESIGN TECHNIQUES



Y. Triantouhas



CMOS Integrated Circuit Design Techniques




VLSI Systems and Computer Architecture Lab

Course Objectives


- *CMOS integrated circuit design techniques*
 - *High performance design*
 - *Low-power – low-voltage design*
 - *Design for testability*



CSE Dept. – Courses on Electronics Design




MOS Transistor



ST-Microelectronics





Introduction





5

Integrated Circuits' Interconnects



3D-Chips




Introduction

6

CMOS Technology Evolution (I)


Node: 1.5 μ m



80386 – 16b – 16MHz, 1.1 μ m
BiCMOS
275K Xtors




Node: 0.8 μ m



Pentium, 0.65 μ m
BiCMOS
3.1M Xtors

Introduction

Node: 0.8 μ m




Pentium P54C, 0.45 μ m, 4m Al
BiCMOS

7

CMOS Technology Evolution (II)


Node: 0.6 μ m



Pentium Pro – 200MHz, 0.35 μ m, 4m Al
BiCMOS
5.5M Xtors




Node: 0.25 μ m




Pentium III – 32b – 266MHz, 0.25 μ m, 4m Al
CMOS
7.5M Xtors (Klamath)

Introduction

Node: 0.25 μ m




Pentium II – 333MHz, 0.20 μ m, 5m Al
CMOS
(Deschutes)



8


CMOS Technology Evolution (III)

Node: 0.18 μ m



Pentium III – 550MHz, 0.13 μ m, 5m Al
CMOS
9.5M Xtors

Node: 0.13 μ m




Pentium III – 650MHz, 0.08 μ m, 6m Al
CMOS
(Coppermine)

Introduction

9


CMOS Technology Evolution (IV)

Node: 0.13 μ m



Pentium III – 1.2GHz, 0.07 μ m, 6m Cu
CMOS
44M Xtors

Node: 90nm




Pentium 4 – 2.8GHz, 0.045 μ m, 7m Cu
CMOS
(Prescott)

Introduction


10

CMOS Technology Evolution (V)


Node: 65nm



Dual Core D920 – 2.8GHz, 0.038 μ m, 8m Cu CMOS (Presler)



Node: 45nm



NMOS
Zr, Ti, Al, W, Hf, ZrAl, Ti₃Al

PMOS
Ru, Pa, Pt, Co, Ni, ZrAl, TiAlN
HfO₂ η (HfSiO)
?

Core 2 Quad – 3GHz, 0.030 μ m, 9m Cu CMOS 820M Xtors (Penryn)


Introduction

11

CMOS Technology Evolution (VI)

Node: 45nm


2009



Xeon X7560 – 2.27 GHz
CMOS 45nm high K metal gate
2.3B Xtors
8 cores – 24MB L3
18 PLLs – 8 DLLs
Nehalem microarchitecture (Becton)
Cores: 0.85V – 1.1V, Cash: 0.9V
Clock gating + Power gating
Gate leakage: $\downarrow$ 25X nMOS, $\downarrow$ 1000 pMOS (w.r. 65nm)

Node: 32nm

2011



Xeon E7-8870 – 2.4 GHz
CMOS 32nm
10 cores – 30MB L3
Max memory size 4096 GB




Introduction

12

CMOS Technology Evolution (VII)

Node: 14nm

2016



14 nm 2nd Generation
Tri-gate Transistor

Xeon E7-8890 v4 – 2.2-3.4 GHz
FinFET technology 14nm
24 cores – 60MB L3
Broadwell-EX (Brickland platform)
Max memory size 3.07 TB DDR4
Power 165W



Introduction

13

Product Family	Intel Xeon E5-2600/4600 V4	Intel Xeon E7-8800/4800 V4	Intel Xeon E5-2600/4600 V5	Intel Xeon E7-8800/4800 V5	Intel Xeon E5-2600/4600 V6	Intel Xeon E7-8800/4800 V6
Family Branding	Broadwell-EP	Broadwell-EX	Skylake-EP	Skylake-EX	Cannonlake-EP	Cannonlake-EX
Process Node	14nm	14nm	14nm	14nm	10nm	10nm
Xeon Platform	Intel Grantley	Intel Brickland	Intel Purely	Intel Purely	Intel Purley	Intel Purley
PCH	C610 Series	C602 Series	Lewisburg PCH	Lewisburg PCH	Lewisburg PCH	Lewisburg PCH
Socket	Socket R3	Socket R1	Socket P	Socket P	Socket P	Socket P
Omni-Path (Interconnect)	N/A	N/A	Storm Lake Gen1	Storm Lake Gen1	Storm Lake Gen1	Storm Lake Gen1
Max Core Count	22	24	26	28	30-32?	32-34?
Max Thread Count	44	48	52	56	60-64?	64-68?
Max L3 Cache	55 MR	60 MR	65 MR	70 MR	75-80?	80-85?
Max PCI-Express Lanes	40 PCI-E Gen3	32 PCI-E Gen3	48 PCI-E Gen3	48 PCI-E Gen3	>48 PCI-E Gen3	>48 PCI-E Gen3
DDR4 Memory Support	4-Channel DDR4	4-Channel DDR4	6-Channel DDR4	6-Channel DDR4	6-Channel DDR4	6-Channel DDR4
TDP Range	55-145W	115-165W	45-160W	110-160W	45-160W	110-160W
Launch Expected	Q1 2016	Q2 2016	1H 2017	2017	2018	2018



14

[illegible]

Nanometer Technologies Structures

Node: 22nm

The image shows two 3D schematic diagrams of transistor structures. The left diagram is a standard Fin-FET, showing a silicon substrate with a source, gate, and drain region, and a high-k dielectric layer. The right diagram is a Tri-Gate FET, showing a silicon substrate with a source, gate, and drain region, and a high-k dielectric layer, with the gate structure extending over the source and drain regions.

Fin-FET or 3D FET or Tri-Gate FET

The image shows a scanning electron micrograph (SEM) of a Fin-FET device. The device is labeled with M1 through M7, indicating different metal layers. The gate electrode is labeled as Cu wiring. The low-k film is labeled as Low-k film. The W contact is labeled as W contact. The device width is indicated as 3.0 μm .

(b) Observed from A

(c) Observed from B

Gate electrode (Poly-Si)

Fin wire (Si)

200 nm

100 nm

200 nm


100 nm

Hitachi


Introduction

16

Nanometer Technologies Structures



Carbon Nanotubes




Introduction

18

Carbon Nanotube FET

2nd generation




Development of *p-type* and *n-type* FETs



Introduction

19


CMOS Technology Scaling




Introduction

20

Very Large Scale Integration – VLSI



ASIC




FPGA




Introduction

21

Systems-on-Chip




Texas Instruments



Introduction

22


Frequency



Introduction

25


Performance



Introduction

26

Power Consumption/Density




Dark Silicon !

ICT - Energy Concepts for Energy Efficiency and Sustainability, Fagas, et al, 2017

[Introduction](#)

27


Dynamic & Static Power Consumption



[Introduction](#)

28


Power Supply Scaling



Introduction

29


Power Supply (V_{DD}) & Threshold Voltage (V_t)



Introduction

30


Transistor's Switch Energy



Introduction

31

Design-Manufacturing Constraints



Introduction

32

Process Variations (I)

Transistor (and in general device) manufacturing parameters are varying from wafer to wafer and from die to die. These variations are called process variations, they are random and not correlated and they are due to:

- variations in the oxide thickness, in the depth of the diffusion area, in the dopant concentration e.t.c.
- geometric variations, like the transistor W/L ratio or the width of the interconnect metal lines.

Process variations result in positive or negative deviations from the expected circuit operation. Aiming to support the design phase, semiconductor companies provide “fast” and “slow” device models that correspond to $\pm 3\sigma$ parameter deviations with respect to the nominal values, as well as statistical models in order to be able to predict the circuit response through simulations or Monte-Carlo analysis respectively.

Process variations tend to increase with technology evolution!



Introduction

33

Process Variations (II)






Fig 1: Sources of statistical variability




Introduction


34

Manufacturing Defects

Contact aspect ratio: $L/D = 7/1$
0.18 μm Technology



d = defect size





Nanometer Technologies



Introduction

35

Transient Faults



Introduction

36

ITRS – High Performance (I)

Process Integration - Devices

Year	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013
Technology node	90	65	45	32	22	16	11	7	5	3	2
Physical gate length (high perform.)	90	65	45	32	22	16	11	7	5	3	2
EOT: Equiv. oxide thickness	1.2	1.1	1.1	1.0	0.9	0.8	0.7	0.6	0.5	0.4	0.3
Max. gate leakage current density	1.80E+02	5.30E+02	8.00E+02	1.10E+03	1.10E+03	1.50E+03	2.00E+03	2.40E+03	2.40E+03	2.40E+03	2.40E+03
V _{DD} : power supply	1.1	1.1	1.1	1	1	1	1	1	0.9	0.9	0.9
V _{sat} : Saturation threshold voltage	165	165	165	164	163	162	161	160	159	158	157
I _{off} : S/D subthreshold leakage current	0.08	0.15	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0
I _{on} : NMOS drive current	1.02E+03	1.13E+03	1.20E+03	1.21E+03	1.21E+03	1.21E+03	1.21E+03	1.21E+03	1.21E+03	1.21E+03	1.21E+03
Mobility enhancement factor	1.09	1.09	1.09	1.09	1.09	1.09	1.09	1.09	1.09	1.09	1.09

ITRS

International
Technology
Roadmap
for
Semiconductors

Introduction

37

ITRS – High Performance (II)

Process Integration - Devices

Year	2014	2015	2016	2017	2018	2019	2020
Technology node	28	22	16	11	7	5	3
Physical gate length (high perform.)	28	22	16	11	7	5	3
EOT: Equiv. oxide thickness	1.1	1.0	0.9	0.8	0.7	0.6	0.5
Max. gate leakage current density	1.80E+02	5.30E+02	8.00E+02	1.10E+03	1.10E+03	1.50E+03	2.00E+03
V _{DD} : power supply	1.1	1.1	1.1	1	1	1	0.9
V _{sat} : Saturation threshold voltage	165	165	165	164	163	162	161
I _{off} : S/D subthreshold leakage current	0.08	0.15	0.2	0.3	0.4	0.5	0.6
I _{on} : NMOS drive current	1.02E+03	1.13E+03	1.20E+03	1.21E+03	1.21E+03	1.21E+03	1.21E+03
Mobility enhancement factor	1.09	1.09	1.09	1.09	1.09	1.09	1.09

Introduction

38

ITRS – Low Leakage (I)

Process Integration - Devices

Year	Year in Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
Technology node	DRAM 1/2 Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
	MPU/ASIC Metal 1 (M1) 1/2 Pitch (nm)(contacted)	90	78	68	59	52	45	40	36	32
	MPU Physical Gate Length (nm)	32	28	25	22	20	18	16	14	13
Physical gate length (low static power)	L_g : Physical gate length for LSTP [1]									
	Extended Planar Bulk and DG (nm)	65	53	45	37	32	28	25	22	20
	UTB FD (nm)								22	20
EOT: Equiv. oxide thickness	EOT: Equivalent Oxide Thickness [2]									
	Extended planar bulk (Å)	21	20	19	16	15	14	14	13	12
	UTB FD (Å)								12	11
V_{DD} : power supply	DG (Å)								13	12
	V_{DD} : Power Supply Voltage [9]	1.2	1.2	1.2	1.1	1.1	1.1	1	1	1
V_{SAT} : Saturation threshold voltage	V_{SAT} : Saturation Threshold Voltage [7]									
	Extended Planar Bulk (mV)	482	515	524	501	501	502	502	491	483
	UTB FD (mV)								483	486
I_{off} : S/D subthreshold leakage current	DG (mV)								441	435
	$I_{off, leak}$: Source/Drain Subthreshold Off-State Leakage Current [8]									
	Extended Planar Bulk ($\mu A/\mu m$)	1.0E-05	1.0E-05	1.0E-05	1.0E-05	1.0E-05	1.0E-05	1.2E-05	1.6E-05	2.1E-05
I_{on} : NMOS drive current	UTB FD ($\mu A/\mu m$)								1.0E-05	1.0E-05
	DG ($\mu A/\mu m$)								1.0E-05	1.0E-05
	$I_{on, sat}$: effective NMOS Drive Current [9]									
	Extended Planar Bulk ($\mu A/\mu m$)	497	500	519	573	612	666	580	625	684
	UTB FD ($\mu A/\mu m$)								678	719
	DG ($\mu A/\mu m$)								673	747

Introduction

39

ITRS – Low Leakage (II)

Process Integration - Devices

Year	Year in Production	2014	2015	2016	2017	2018	2019	2020
Technology node	DRAM 1/2 Pitch (nm) (contacted)	28	25	22	20	18	16	14
	MPU/ASIC Metal 1 (M1) 1/2 Pitch (nm)(contacted)	28	25	22	20	18	16	14
	MPU Physical Gate Length (nm)	11	10	9	8	7	6	6
Physical gate length (low static power)	L_g : Physical gate length for LSTP [1]							
	Extended Planar Bulk and DG (nm)	18	16	14	13	12	11	10
	UTB FD (nm)	18	17	16	15	14	13	12
EOT: Equiv. oxide thickness	EOT: Equivalent Oxide Thickness [2]							
	Extended planar bulk (Å)							
	UTB FD (Å)	10	9	8	8	8	8	8
V_{DD} : power supply	DG (Å)	11	11	11	10	10	9	9
	V_{DD} : Power Supply Voltage [9]	1	1	1	1	1	1	1
V_{SAT} : Saturation threshold voltage	V_{SAT} : Saturation Threshold Voltage [7]							
	Extended Planar Bulk (mV)							
	UTB FD (mV)	486	489	487	487	492	488	486
I_{off} : S/D subthreshold leakage current	DG (mV)	432	434	436	438	440	443	443
	$I_{off, leak}$: Source/Drain Subthreshold Off-State Leakage Current [8]							
	Extended Planar Bulk ($\mu A/\mu m$)							
I_{on} : NMOS drive current	UTB FD ($\mu A/\mu m$)	1.1E-05	1.1E-05	1.2E-05	1.2E-05	1.2E-05	1.30E-05	1.60E-05
	DG ($\mu A/\mu m$)	1.0E-05	1.0E-05	1.0E-05	1.0E-05	1.0E-05	1.0E-05	1.0E-05
	$I_{on, sat}$: effective NMOS Drive Current [9]							
	Extended Planar Bulk ($\mu A/\mu m$)							
	UTB FD ($\mu A/\mu m$)	773	882	1016	1108	1188	1289	1392
	DG ($\mu A/\mu m$)	825	863	908	1011	1090	1192	1283

Introduction

40

ITRS – Low Dynamic Power (I)

Process Integration - Devices

Year	Year in Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
Technology node	DRAM 1/2 Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
	MPU/ASIC Metal 1 (M1) 1/2 Pitch (nm)(contacted)	90	78	68	59	52	45	40	36	32
	MPU Physical Gate Length (nm)	32	28	25	22	20	18	16	14	13
Physical gate length (low dynamic power)	L_{eff} Physical gate length for LOP (nm) [1]	45	37	32	28	25	22	20	18	16
EOT: Equiv. oxide thickness	EOT: Equivalent Oxide Thickness [2]									
	Extended planar bulk (Å)	14	13	12	11	10	9	9	9	
	UTB FD (Å)							9	9	8
V_{DD} : power supply	DG (Å)							9	9	8
	V_{DD} : Power Supply Voltage (V) [6]	0.9	0.9	0.8	0.8	0.8	0.7	0.7	0.7	0.6
V_{th} : Saturation threshold voltage	V_{th} : Saturation Threshold Voltage [7]									
	Extended Planar Bulk (mV)	288	303	285	271	276	226	233	231	
	UTB FD (mV)							273	268	272
I_{off} : S/D subthreshold leakage current	DG (mV)							261	255	257
	I_{off} : Source/Drain Subthreshold Off-State Leakage Current [8]									
	Extended Planar Bulk ($\mu A/\mu m$)	3.00E-03	3.00E-03	5.00E-03	8.0E-03	8.0E-03	5.00E-03	1.80E-02	2.50E-02	
I_{on} : NMOS drive current	UTB FD ($\mu A/\mu m$)							8.00E-03	1.00E-02	1.00E-02
	DG ($\mu A/\mu m$)							5.00E-03	7.00E-03	7.00E-03
	I_{on} : effective NMOS Drive Current [9]									
	Extended Planar Bulk ($\mu A/\mu m$)	589	607	573	612	652	749	749	774	
	UTB FD ($\mu A/\mu m$)							740	765	718
	DG ($\mu A/\mu m$)							783	822	789

Introduction

41

ITRS – Low Dynamic Power (II)

Process Integration - Devices

Year	Year in Production	2014	2015	2016	2017	2018	2019	2020
Technology node	DRAM 1/2 Pitch (nm) (contacted)	28	25	22	20	18	16	14
	MPU/ASIC Metal 1 (M1) 1/2 Pitch (nm)(contacted)	28	25	22	20	18	16	14
	MPU Physical Gate Length (nm)	11	10	9	8	7	6	6
Physical gate length (low dynamic power)	L_{eff} Physical gate length for LOP (nm) [1]	14	13	11	10	9	8	7
EOT: Equiv. oxide thickness	EOT: Equivalent Oxide Thickness [2]							
	Extended planar bulk (Å)							
	UTB FD (Å)	8	8	7				
V_{DD} : power supply	DG (Å)	8	8	7	7	7	7	7
	V_{DD} : Power Supply Voltage (V) [6]	0.6	0.6	0.5	0.5	0.5	0.5	0.5
V_{th} : Saturation threshold voltage	V_{th} : Saturation Threshold Voltage [7]							
	Extended Planar Bulk (mV)							
	UTB FD (mV)	275	277	254				
I_{off} : S/D subthreshold leakage current	DG (mV)	250	251	238	239	242	243	246
	I_{off} : Source/Drain Subthreshold Off-State Leakage Current [8]							
	Extended Planar Bulk ($\mu A/\mu m$)							
I_{on} : NMOS drive current	UTB FD ($\mu A/\mu m$)	1.0E-02	1.0E-02	2.5E-02				
	DG ($\mu A/\mu m$)	1.0E-02	1.0E-02	2.0E-02	2.0E-02	2.0E-02	2.0E-02	2.0E-02
	I_{on} : effective NMOS Drive Current [9]							
	Extended Planar Bulk ($\mu A/\mu m$)							
	UTB FD ($\mu A/\mu m$)	738	796	695				
	DG ($\mu A/\mu m$)	829	892	760	820	873	929	931

Introduction

42

ITRS – Memory Technology

Process Integration - Devices

Year	2005	2006	2007	2008	2009	2010	2011	2012	2013
DRAM pitch	80	70	65	57	50	45	40	35	32
EOT: Capacitor equiv. oxide thickness	0.0514	0.0408	0.0324	0.0193	0.0153	0.0122	0.0096	0.0077	0.0061
DRAM capacitor voltage	1.8	1.4	1.1	0.9	0.8	0.6	0.6	0.5	0.5
Max. worline level	1.5	1.4	1.3	1.2	1.1	1.1	1.1	1	1
DRAM retention time	8	10	12	13	14	18	18	20	20
DRAM soft error rate	5.5	5	5	4.5	4	4	4	4	4
	3.5	3.3	3.3	3	2.7	2.7	2.7	2.6	2.6
	6.4	6.6	6.6	6.7	6.8	6.8	6.8	6.5	6.5
	8	8	8	6	6	6	6	6	6
	0.63	0.63	0.63	0.56	0.56	0.56	0.56	0.56	0.56
	64	64	64	64	64	64	64	64	64
	1000	1000	1000	1000	1000	1000	1000	1000	1000

Year	2014	2015	2016	2017	2018	2019	2020
DRAM pitch	28	25	22	20	18	16	14
EOT: Capacitor equiv. oxide thickness	0.0048	0.0038	0.0030	0.0024	0.0019	0.0015	0.0012
DRAM capacitor voltage	0.45	0.4	0.4	0.3	0.25	0.2	0.15
Max. worline level	1	0.9	0.9	0.7	0.7	0.7	0.7
DRAM retention time	22	23	23	23	28	35	41
DRAM soft error rate	4	3.5	3.5	3.5	3	3	3
	2.6	2.3	2.3	2.3	2	2	2
	6.5	6.6	6.6	6.6	6.7	6.7	6.7
	6	6	6	6	6	6	6
	0.56	0.56	0.56	0.56	0.56	0.56	0.56
	64	64	64	64	64	64	64
	1000	1000	1000	1000	1000	1000	1000

Introduction

43

ITRS – Reliability

Process Integration - Devices

Year	2005	2006	2007	2008	2009	2010	2011	2012	2013
DRAM pitch	80	70	65	57	50	45	40	36	32
Physical gate length	90	78	68	59	52	45	40	36	32
Early failures	32	28	25	22	20	18	16	14	13
Long term failures	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000
Soft error rate	1000	1000	1000	1000	1000	1000	1000	1000	1000
	1.00	0.79	0.63	0.50	0.40	0.32	0.25	0.20	0.16
	1.00	0.84	0.71	0.59	0.51	0.47	0.41	0.37	0.33

Year	2014	2015	2016	2017	2018	2019	2020
DRAM pitch	28	25	22	20	18	16	14
Physical gate length	28	25	22	20	18	16	14
Early failures	11	10	9	8	7	6	6
Long term failures	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000	50-2000
Soft error rate	10-100	10-100	10-100	10-100	10-100	10-100	10-100
	1000	1000	1000	1000	1000	1000	1000
	0.13	0.10	0.08	0.06	0.05	0.04	0.03
	0.29	0.27	0.22	0.20	0.18	0.16	0.14

Introduction

44

ITRS – Design Challenges (I)

Design

Year	Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
	DRAM ½ Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
Design Reuse	Design Reuse									
	Design block reuse [1] % to all logic size	32%	33%	35%	36%	38%	40%	41%	42%	44%
	Design block reuse [1] % to all logic size	32%	33%	35%	36%	38%	40%	41%	42%	44%
	Platforms supported [4] % of platforms fully supported by tools [5]	3%	6%	10%	25%	35%	50%	57%	64%	75%
High Level Synthesis	Platforms supported [4] % of platforms fully supported by tools [5]	3%	6%	10%	25%	35%	50%	57%	64%	75%
	High Level Synthesis									
	Accuracy of high level estimates (performance, area, power, costs) [6] % versus measurements	53%	56%	60%	63%	66%	70%	73%	76%	80%
	Reconfigurability									
Reconfigurability	Reconfigurability									
	SOC reconfigurability [7] % of SOC functionality reconfigurable	23%	26%	28%	28%	30%	35%	38%	40%	42%
	SOC reconfigurability [7] % of SOC functionality reconfigurable	23%	26%	28%	28%	30%	35%	38%	40%	42%
	Analog/Mixed-Signal									
Analog/Mixed-Signal	Analog/Mixed-Signal									
	Analog automation [8] % versus digital automation [9]	12%	14%	17%	17%	24%	24%	27%	30%	32%
	Analog automation [8] % versus digital automation [9]	12%	14%	17%	17%	24%	24%	27%	30%	32%
	Modeling methodology, description languages, and simulation environments [10] % versus digital methodology [11] [12]	53%	55%	58%	60%	62%	65%	67%	70%	73%



Introduction

45

ITRS – Design Challenges (II)

Design

Year	Year of Production	2014	2015	2016	2017	2018	2019	2020
	DRAM ½ Pitch (nm) (contacted)	28	25	22	20	18	16	14
Design Reuse	Design Reuse							
	Design block reuse [1] % to all logic size	46%	48%	49%	51%	52%	54%	55%
	Design block reuse [1] % to all logic size	46%	48%	49%	51%	52%	54%	55%
	Platforms supported [4] % of platforms fully supported by tools [5]	80%	85%	90%	92%	94%	95%	97%
High Level Synthesis	Platforms supported [4] % of platforms fully supported by tools [5]	80%	85%	90%	92%	94%	95%	97%
	High Level Synthesis							
	Accuracy of high level estimates (performance, area, power, costs) [6] % versus measurements	83%	86%	90%	92%	94%	95%	97%
	Reconfigurability							
Reconfigurability	Reconfigurability							
	SOC reconfigurability [7] % of SOC functionality reconfigurable	45%	48%	50%	53%	56%	60%	62%
	SOC reconfigurability [7] % of SOC functionality reconfigurable	45%	48%	50%	53%	56%	60%	62%
	Analog/Mixed-Signal							
Analog/Mixed-Signal	Analog/Mixed-Signal							
	Analog automation [8] % versus digital automation [9]	35%	38%	40%	43%	46%	50%	52%
	Analog automation [8] % versus digital automation [9]	35%	38%	40%	43%	46%	50%	52%
	Modeling methodology, description languages, and simulation environments [10] % versus digital methodology [11] [12]	76%	78%	80%	83%	86%	90%	92%



Introduction

46

ITRS – Design Challenges (III)

Design

Year	Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
	DRAM % Pitch (nm) (contracted)	80	70	65	57	50	45	40	36	32
Asynchronous global signaling	Asynchronous global signaling % of a design driven by handshake clocking	5%	5%	7%	11%	15%	17%	19%	20%	22%
	Parameter uncertainty % effect (on sign-off delay)	5%	6%	6%	8%	10%	11%	11%	12%	14%
	Simultaneous analysis objectives # of objectives during optimization	4	4	4	5	6	6	6	6	7
MTTF – Reliability factor	MTTF contribution reliability factor	1	1.1	1.2	1.3	1.4	1.6	1.7	1.8	1.9
Circuit families	Circuit families									
	# of circuit families in a single design	2	2	3	3	4	4	4	4	4
Analog content synthesized	Analog content synthesized % of a design	10%	13%	15%	16%	17%	18%	19%	20%	23%
	Leakage # times per device	2	3	4	6	8	9.5	11	12	14



Introduction

47

ITRS – Design for Test (I)

Design

Year	Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
	DRAM % Pitch (nm) (contracted)	80	70	65	57	50	45	40	36	32
Analog/Mixed-Signal/RF All digital DFT for analog/mixed-signal/RF	System Drivers: analog/mixed-signal/RF									
	1. All-digital DFT for analog/mixed-signal/RF circuits and systems % digital circuits in DFT implementations	30	35	40	45	50	55	60	60	60
	2. Correlation of DFT results with existing specification-based test methods % results correlated	30	35	40	45	50	55	60	60	60
Availability of fault/defect models for AMS/RF	3. Availability of fault/defect models for DFT- oriented test methods % AMS/RF blocks with accepted fault models	20	20	25	30	35	40	45	50	55
	System Drivers: MPU/DSP									
	1. DFT coverage of digital blocks or subsystems % blocks with DFT	60	60	70	70	70	75	75	75	80
Critical paths delay fault coverage	2. DFT for delay test of critical paths % paths covered	50	50	55	55	60	60	60	60	70
	3. DFT for fault tolerance in logic blocks % blocks with fault tolerance	40	40	40	40	45	45	50	50	55
Blocks with DFT for fault tolerance	System Drivers: Memories									
	1. DFT for yield improvement	85	85	85	90	90	90	90	95	95
	General SOC/SIP requirements									
Memories DFT for yield improvement	1. DFT support for logic and other circuit repair (except memory) % blocks with repair	50	50	50	60	60	60	70	70	70
	2. DFT reuse for performance calibration, and measurement purposes % DFT circuits re-used	30	30	35	35	40	40	40	45	45
	3. DFT impact on system performance (noise, power, sensitivity, bandwidth, etc.) % performance impact (aggregate figure of merit)	15	15	15	15	10	10	10	10	10
DFT support for logic repair	4. DFT efficacy in test volume reduction reduction magnitude	2*	2*	5*	5*	5*	10*	10*	10*	20*
	5. DFT ATE interface standardization, including DFT control via standard test access protocols % of test interface standardized	40	40	45	45	50	50	60	60	70
	DFT impact on system performance									
Test volume reduction	DFT – ATE interface standardization									



Introduction

48

ITRS – Design for Test (II)

Design

Year	Year of Production	2014	2015	2016	2017	2018	2019	2020
	DRAM % Pitch (nm/contacted)	28	25	22	20	18	16	14
Analog/Mixed-Signal/RF	System Driver: Analog/Mixed-Signal/RF							
All digital DFT for analog/mixed-signal/RF	1. All-digital DFT for analog/mixed-signal/RF circuits and system. % digital circuits in DFT implementations	60	80	85	90	90	100	100
	2. Correlation of DFT results with existing specification-based test methods. % results correlated	60	80	85	90	90	100	100
Availability of fault/defect models for AMS/RF	3. Availability of fault/defect models for DFT-oriented test methods. % AMS/RF blocks with accepted fault models	60	65	70	75	80	85	90
MPU/DSP	System Driver: MPU/DSP							
DFT coverage	1. DFT coverage of digital blocks or subsystems. % blocks with DFT	80	85	95	90	90	95	95
Critical paths delay fault coverage	2. DFT for delay test of critical paths. % paths covered	70	70	80	90	90	90	100
Blocks with DFT for fault tolerance	3. DFT for fault tolerance in logic blocks. % blocks with fault tolerance	55	60	65	70	80	90	100
Memories	System Driver: Memory							
DFT for yield improvement	1. DFT for yield improvement	95	95	98	98	98	100	100
SOC/SIP	General SOC/SIP requirements							
DFT support for logic repair	1. DFT support for logic and other circuit repair (except memory). % blocks with repair	80	80	80	90	90	100	100
DFT reuse for performance calibration	2. DFT re-use for performance calibration, and measurement purposes. % DFT circuit re-used	50	50	60	60	70	70	70
DFT impact on system performance	3. DFT impact on system performance (noise, power, sensitivity, bandwidth, etc.). % performance impact (aggregate figure of merit)	10	10	5	5	5	5	5
Test volume reduction	4. DFT efficacy in test volume reduction. reduction magnitude	20*	20*	20*	50*	50*	50*	50*
DFT – ATE interface standardization	5. DFT / ATE interface standard, including DFT controls in standard test access protocols. % of test interface standardized	70	75	90	80	90	100	100

Introduction

49

ITRS – Design for Manufacturability

Design

Year	Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013	Driver
	DRAM % Pitch (nm/contacted)	80	70	65	57	50	45	40	36	32	
Mask cost	Mask cost (\$m) from publicly available data	1.5	2.2	3.0	4.5	6.0	9.0	12.0	18.0	24.0	SOC
VDD variability	% V _{DD} Variability % variability seen at on-chip circuits	10%	10%	10%	10%	10%	10%	10%	10%	10%	SOC
Vth variability	% V _{th} variability Doping Variability impact on VTH	24%	29%	31%	35%	40%	40%	40%	58%	58%	SOC
	% V _{th} variability Includes all sources	26%	29%	33%	37%	42%	42%	42%	58%	58%	SOC
	% CD variability CD for now, might add doping later	12%	12%	12%	12%	12%	12%	12%	12%	12%	SOC
Circuit performance variability	% circuit performance variability circuit comprising gates and wires	41%	42%	45%	46%	49%	50%	53%	54%	57%	SOC
Circuit power variability	% circuit power variability circuit comprising gates and wires	55%	55%	56%	57%	57%	58%	58%	59%	59%	SOC

Year	Year of Production	2014	2015	2016	2017	2018	2019	2020	Driver
	DRAM % Pitch (nm/contacted)	28	25	22	20	18	16	14	
Mask cost	Mask cost (\$m) from publicly available data	36.0	48.0	72.0	96.0	144.0	192.0	288.0	SOC
VDD variability	% V _{DD} Variability % variability seen at on-chip circuits	10%	10%	10%	10%	10%	10%	10%	SOC
Vth variability	% V _{th} variability Doping Variability impact on VTH	81%	81%	81%	81%	112%	112%	112%	SOC
	% V _{th} variability Includes all sources	81%	81%	81%	81%	112%	112%	112%	SOC
	% CD variability CD for now, might add doping later	12%	12%	12%	12%	12%	12%	12%	SOC
Circuit performance variability	% circuit performance variability circuit comprising gates and wires	58%	61%	62%	65%	66%	69%	69%	SOC
Circuit power variability	% circuit power variability circuit comprising gates and wires	59%	60%	60%	61%	61%	62%	62%	SOC

Introduction

50

ITRS – Additional Requirements

Design


Year	Year of Production	2005	2006	2007	2008	2009	2012	2015	2018	Driver
	DRAM 1/2 Pitch (nm)	80	70	65	57	50	36	25	18	
SOC new design cycle	SOC new design cycle (months)	12	12	12	12	11	11	10	9	SOC
SOC logic per designer-year (10)	SOC logic Mtx per designer-year (10-person team)	3.3	4.3	5.4	7.4	10.6	24.6	73.4	113	SOC
SOC dynamic power reduction	SOC dynamic power reduction beyond scaling (W)	0.1	0.2	0.2	0.2	0.2	6	4.7	8.1	SOC
SOC standby power reduction	SOC standby power reduction beyond scaling (W)	2.4	3.4	5.1	6.4	8.73	18.8	44.4	232	SOC
Test coverage by BIST	% Test covered by BIST	25	30	35	40	45	60	75	90	MPU, SOC



Introduction

51

Integrated Circuits Design Flow




Introduction

Πηγή: ITRS 1997

52

Complexity and Productivity



Πηγή: Sematech

Introduction


53

SoC Design Aspects

System Design Aspects

- Embedded Memory**
 - crosstalk
 - noise
- IP (reusable core)**
 - reusability
 - standardization
 - H/S codesign
 - clock synchronization
 - clock skew
- Supply Network**
 - low-power/voltage
 - noise
 - decoupling
 - electromigration
 - dc-dc conversion
 - dual threshold
 - triple-well
 - SOI
- Supply Pads**
 - EMC
 - noise
 - electromigration


Physical Design Aspects



Introduction

54

Levels of Abstraction



Introduction

55

Bibliography (I)

Digital Integrated Circuits

J. Rabaey – A. Chandrakasan – B. Nikolic

Εκδόσεις: Prentice Hall

Principles of Testing Electronic Systems

S. Mourad – Y. Zorian

Εκδόσεις: John Wiley & Sons

CMOS Circuit Design: Layout & Simulation

Baker – Li - Boyce

Εκδόσεις: IEEE Press

Essentials of Electronic Testing

Bushnell – Agrawal

Εκδόσεις: Kluwer Academic Publishers

Introduction

56

Bibliography (II)

High Speed CMOS Design Styles

K. Bernstein et.al.

Εκδόσεις: Kluwer Academic Publishers

Low Power Design Methodologies

J. Rabaey – M. Pedram

Εκδόσεις: Kluwer Academic Publishers

Low Voltage CMOS VLSI Circuits

J. Kuo – J. Lou

Εκδόσεις: John Wiley & Sons

CMOS Digital Integrated Circuits

S-M Kang – Y. Leblebici

Εκδόσεις: McGraw Hill



Introduction

57

Bibliography (III)

Power Management of Digital Circuits in DSM CMOS Tech.

S. Henzler

Εκδόσεις: Springer

Design of High-Performance Microprocessor Circuits

A. Chandrakasan – W. Bowhill – F. Fox

Εκδόσεις: IEEE Press

System-on-Chip Test Architectures

L. Wang – C. Stroud – N. Touba

Εκδόσεις: Morgan–Kaufmann



Introduction

58