

ΠΑΡΟΥΣΙΑΣΗ ΔΙΔΑΚΤΟΡΙΚΗΣ ΔΙΑΤΡΙΒΗΣ

ΟΜΙΛΗΤΗΣ:	Παναγιώτης Γεωργίου
ΑΙΘΟΥΣΑ:	Αίθουσα Σεμιναρίων Κτήριο Τμήματος Μηχανικών Η/Υ & Πληροφορικής
ΩΡΑ:	18:00
HMEPOMHNIA:	Παρασκευή, 4 Οκτωβρίου 2019

<u>Θέμα</u>

«System-On-Chip Testing»

Επταμελής Εξεταστική Επιτροπή:

- 1. **Krishnendu Chakrabarty**, Professor, Department of Electrical and Computer Engineering, Duke University, USA
- 2. **Giorgos Dimitrakopoulos**, Assistant Professor, Department of Electrical and Computer Engineering, Democritus University of Thrace, Greece
- 3. Aristides Efthymiou, Assistant Professor, Department of Computer Science & Engineering, University of Ioannina, Greece
- 4. **Chrysovalantis Kavousianos**, Professor, Department of Computer Science & Engineering, University of Ioannina, Greece (advisor)
- 5. **Matteo Sonza Reorda**, Professor, Department of Control and Computer Engineering, Politecnico di Torino, Italy
- 6. **Vasileios Tenentes**, Assistant Professor, Department of Computer Science & Engineering, University of Ioannina, Greece
- 7. **Yiorgos Tsiatouhas**, Professor, Department of Computer Science & Engineering, University of Ioannina, Greece

ΤΜΗΜΑ ΜΗΧΑΝΙΚΩΝ Η/Υ & ΠΛΗΡΟΦΟΡΙΚΗΣ ΠΑΝΕΠΙΣΤΗΜΙΟ ΙΩΑΝΝΙΝΩΝ

> T.Θ. 1186, IΩANNINA 45110 T: 265100 8817 - 8813 - 7196 http://www.cse.uoi.gr/

DEPT. OF COMPUTER SCIENCE & ENGINEERING UNIVERSITY OF IOANNINA

> P.O. BOX 1186, IOANNINA GR - 45110 GREECE T: +30 265100 8817 - 8813 - 7196 http://www.cse.uoi.gr/



<u>Περίληψη</u>

This research focuses in the development of new Test-Access-Mechanism (TAM) architectures and test-scheduling methods for 3D-Systems-on-Chips (3D-SoCs), which exploit the high speed offered by Through-Silicon-Vias (TVSs), while power and thermal constraints are met. We introduce new TAM architectures for 3D SoCs, which minimize the test-time, the number of TSVs, and TAM lines used for transferring test-data to the cores. The test schedules are generated by the means of very effective Time-Division-Multiplexing (TDM) methods and highly efficient optimization algorithms. Experiments have shown that significant test-time savings can be achieved using the proposed architectures, especially under strict power and thermal constraints. In addition we introduce the first fault-independent Software Based Self Test (SBST) method, which offers short test-program generation time for processors under strict test-application-time and test-program-size constraints. The test-programs are evaluated by means of a novel and very effective SBST-oriented probabilistic metric, which considers both the architectural model and the synthesized gate-level netlist of the design under test. The proposed metric, which is based on output deviations, is very fast as it omits the time-consuming functional fault-simulation, and it can be applied to any SBST-based method.

ΤΜΗΜΑ ΜΗΧΑΝΙΚΩΝ Η/Υ & ΠΛΗΡΟΦΟΡΙΚΗΣ ΠΑΝΕΠΙΣΤΗΜΙΟ ΙΩΑΝΝΙΝΩΝ

> T.Θ. 1186, IΩANNINA 45110 T: 265100 8817 - 8813 - 7196 http://www.cse.uoi.gr/

DEPT. OF COMPUTER SCIENCE & ENGINEERING UNIVERSITY OF IOANNINA

> P.O. BOX 1186, IOANNINA GR - 45110 GREECE T: +30 265100 8817 - 8813 - 7196 http://www.cse.uoi.gr/