




Εργαστήριο Τεχνολογίας Υλικού
και
Αρχιτεκτονικής Υπολογιστών




ΠΡΟΑΙΡΕΤΙΚΗ ΕΡΓΑΣΤΗΡΙΑΚΗ ΑΣΚΗΣΗ ΑΡΧΙΤΕΚΤΟΝΙΚΗΣ ΥΠΟΛΟΓΙΣΤΩΝ


Σχεδίαση



Σχεδίαση




To Breadboard



Τοπολογία Ολοκληρωμένων Κυκλωμάτων

Τροφοδοσία 5V



Τροφοδοσία 0V


ΔΙΑΥΛΟΣ

Τροφοδοσία 5V

Τροφοδοσία 0V


Breadboard

Σύστημα Υποστήριξης



Power Supplies


Υλοποίηση



Γ. Σφήκας

Arithmetic and Logic Unit (ALU) – 74LS181

Connection Diagram



Function Table

Mode Select Inputs				Active LOW Operands & F_n Outputs		Active HIGH Operands & F_n Outputs	
$S3$	$S2$	$S1$	$S0$	Logic ($M = H$)	Arithmetic (Note 2) ($M = L$) ($C_n = L$)	Logic ($M = H$)	Arithmetic (Note 2) ($M = L$) ($C_n = H$)
L	L	L	L	$\bar{A}$	A minus 1	$\bar{A}$	A
L	L	L	H	$\bar{A}\bar{B}$	AB minus 1	$\bar{A} + \bar{B}$	A + B
L	L	H	L	$\bar{A} + \bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A}B$	A + $\bar{B}$
L	L	H	H	Logic 1	minus 1	Logic 0	minus 1
L	H	L	L	$\bar{A} + \bar{B}$	A plus (A + $\bar{B}$)	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$
L	H	L	H	$\bar{B}$	AB plus (A + $\bar{B}$)	$\bar{B}$	(A + B) plus $\bar{A}\bar{B}$
L	H	H	L	$\bar{A} \oplus \bar{B}$	A minus B minus 1	$A \oplus B$	A minus B minus 1
L	H	H	H	$A + \bar{B}$	A + $\bar{B}$	$\bar{A}\bar{B}$	AB minus 1
H	L	L	L	$\bar{A}B$	A plus (A + B)	$\bar{A} + \bar{B}$	A plus AB
H	L	L	H	$A \oplus B$	A plus B	$\bar{A} \oplus \bar{B}$	A plus B
H	L	H	L	B	$\bar{A}\bar{B}$ plus (A + B)	B	(A + $\bar{B}$) plus AB
H	L	H	H	A + B	A + B	AB	AB minus 1
H	H	L	L	Logic 0	A plus A (Note 1)	Logic 1	A plus A (Note 1)
H	H	L	H	$\bar{A}\bar{B}$	AB plus A	$A + \bar{B}$	(A + B) plus A
H	H	H	L	AB	$\bar{A}\bar{B}$ minus A	A + B	(A + $\bar{B}$) plus A
H	H	H	H	A	A	A	A minus 1


Note 1: Each bit is shifted to the next most significant position.

Note 2: Arithmetic operations expressed in 2s complement notation.

Pin Description

Pin Names	Description
$\bar{A}0$ – $\bar{A}3$	Operand Inputs (Active LOW)
$\bar{B}0$ – $\bar{B}3$	Operand Inputs (Active LOW)
$S0$ – $S3$	Function Select Inputs
M	Mode Control Input
C_n	Carry Input
$\bar{F}0$ – $\bar{F}3$	Function Outputs (Active LOW)
A = B	Comparator Output
$\bar{G}$	Carry Generate Output (Active LOW)
$\bar{P}$	Carry Propagate Output (Active LOW)
C_{n+4}	Carry Output

Logic Diagram



Οι αριθμητικές πράξεις είναι στο συμπλήρωμα ως προς 2

Shift Register – 74LS195

Truth Table

OPERATING MODES	INPUTS					OUTPUTS				
	MR	PE	J	K	P _n	Q ₀	Q ₁	Q ₂	Q ₃	Q ₃
Asynchronous Reset	L	X	X	X	X	L	L	L	L	H
Shift, Set First Stage	H	h	h	h	X	H	q ₀	q ₁	q ₂	q ₂
Shift, Reset First	H	h	l	l	X	<u>L</u>	q ₀	q ₁	q ₂	q ₂
Shift, Toggle First Stage	H	h	h	l	X	q ₀	q ₀	q ₁	q ₂	q ₂
Shift, Retain First Stage	H	h	l	h	X	q ₀	q ₀	q ₁	q ₂	q ₂
Parallel Load	H	l	X	X	p _n	p ₀	p ₁	p ₂	p ₃	p ₃

L = LOW voltage levels

H = HIGH voltage levels


X = Don't Care

l = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.


h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

p_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

Connection Diagram



Logic Diagram




Pin Names

PE	Parallel Enable (Active LOW) Input
P ₀ – P ₃	Parallel Data Inputs
J	First Stage J (Active HIGH) Input
K	First Stage K (Active LOW) Input
CP	Clock (Active HIGH Going Edge) Input
MR	Master Reset (Active LOW) Input
Q ₀ – Q ₃	Parallel Outputs (Note b)
Q ₃	Complementary Last Stage Output (Note b)

3-State, Octal Buffer, Line Driver – 74LS244

Connection Diagram




Truth Table

INPUTS		OUTPUT
1Ḡ, 2Ḡ	D	
L	L	L
L	H	H
H	X	(Z)

OR Gates & NOT Gates – 74LS32 & 74LS14

OR

Connection Diagram




Truth Table

$$Y = A + B$$

Inputs		Output
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	H

Connection Diagram



NOT

Truth Table

$$Y = \overline{A}$$

Input	Output
A	Y
L	H
H	L

H = HIGH Logic Level
L = LOW Logic Level

SRAM – LH5116-H (2KB)

Truth Table


$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	MODE	I/O ₁ - I/O ₈	SUPPLY CURRENT	NOTE
L	X	L	Write	D _{IN}	Operating (I _{CC})	1
L	L	H	Read	D _{OUT}	Operating (I _{CC})	
H	X	X	Deselect	High-Z	Standby (I _{SB})	1
L	H	X	Outputs disable	High-Z	Operating (I _{CC})	1

NOTE:

1. X = H or L

Connection Diagram


24-PIN DIP
24-PIN SK-DIP
24-PIN SOP



Pin Names


SIGNAL	PIN NAME
A ₀ - A ₁₀	Address input
$\overline{CE}$	Chip Enable input
$\overline{OE}$	Output Enable input
$\overline{WE}$	Write Enable input
SIGNAL	PIN NAME
I/O ₁ - I/O ₈	Data input/output
V _{CC}	Power supply
GND	Ground

Block Diagram



SRAM – LH5116-H


Read Cycle



NOTE: $\overline{WE}$ = HIGH

SRAM – LH5116-H

Write Cycle – 1




NOTE: $\overline{OE}$ = HIGH

NOTES:

1. $\overline{WE}$ must be HIGH when there is a change in $A_0 - A_{10}$.
2. When $\overline{CE}$ and $\overline{WE}$ are both LOW at the same time, write occurs during the period t_{WP} .
3. t_{WR} is the time from the rise of $\overline{CE}$ or $\overline{WE}$, whichever is first, to the end of the write cycle.
4. If $\overline{CE}$ LOW transition occurs at the same time or after $\overline{WE}$ LOW transition, the outputs will remain high-impedance.
5. D_{OUT} outputs data with the same logic level as the input data of this write cycle.
6. If $\overline{CE}$ is LOW during this period, the input/output pin is in the output state. During this state, input signals of opposite logic level must not be applied.

SRAM – LH5116-H

Write Cycle – 2



NOTES:

- $\overline{WE}$ must be HIGH when there is a change in $A_0 - A_{10}$.
- When $\overline{CE}$ and $\overline{WE}$ are both LOW at the same time, write occurs during the period t_{WP} .
- t_{WR} is the time from the rise of $\overline{CE}$ or $\overline{WE}$, whichever is first, to the end of the write cycle.
- If $\overline{CE}$ LOW transition occurs at the same time or after $\overline{WE}$ LOW transition, the outputs will remain high-impedance.
- D_{OUT} outputs data with the same logic level as the input data of this write cycle.
- If $\overline{CE}$ is LOW during this period, the input/output pins are in the output state. During this state, input signals of opposite logic level must not be applied.

Πίνακες

ΠΙΝΑΚΕΣ ΔΙΑΣΥΝΔΕΣΕΩΝ

Ο.Κ. Αναφοράς	# pin – Τύπος		Διασύνδεση με Ο.Κ.	# pin
74LS 195	1	I	Λογικό "1"	–
	2	I		
	3	I		
	4	I	74LS181	6
	5	I		
	6	I		
	7	I		
	8	T	Γείωση 0V	–
	9	I		
	10	I		
	11	O		
	12	O		
	13	O		
	14	O		
	15	O	74LS181 74LS244	1 11
	16	T	Τροφοδοσία 5V	–

Ο.Κ. = ολοκληρωμένο κύκλωμα, I=είσοδος, O=έξοδος, T=τροφοδοσία

Να δημιουργηθούν και να συμπληρωθούν οι πίνακες διασυνδέσεων και για τα έξη ολοκληρωμένα κυκλώματα.