The Time Dilation Scan Architecture for Timing Error Detection and Correction

Andreas Floros Yiorgos Tsiatouhas Xrysovalantis Kavousianos
Dept. of Computer Science University of Ioannina Ioannina, Greece (Hellas)
{afloros, tsiatouhas, kabousia}@cs.uoi.gr

Abstract—Timing failures of high complexity - high frequency circuit designs, which are mainly caused by test escapes and environmental as well as operating conditions, are a real concern in nanometer technologies. In this work, the Time Dilation (TimeD) scan architecture is proposed, which is suitable for both concurrent error detection/correction and off-line testing. The TimeD architecture offers concurrent multiple error detection and correction at the small penalty of one clock cycle delay at the normal circuit operation for each error correction. Moreover, it has lower silicon area requirements compared to previous techniques, and it imposes negligible overhead on the circuit performance.

I. INTRODUCTION

As modern CMOS nanometer technologies scale down and the complexity of integrated circuits and systems increases, an ongoing difficulty to achieve adequate reliability levels and keep the cost of testing within acceptable bounds is reported [1-2]. The device size scaling, the operating frequency increase and the power supply reduction affect circuits’ noise margins and reliability. The probability of transient faults generation increases and many times it is hard to achieve error rate specification levels.

Various mechanisms like crosstalk, power supply disturbance or ground bounce have been accused for timing error generation. The increased path delay deviations, due to process variations, and the manufacturing defects that affect circuit speed may also result in timing errors that are not easily detectable (in terms of test cost) in high frequency and high device count IC’s. The already complex testing process can not sufficiently exercise the huge number of paths in modern circuit designs, and thus it can not effectively screen out all timing related defective ICs. Consequently, a considerable part of defective ICs may escape the fabrication tests. In addition, and for the same reasons, timing verification turns to be a hard task escalating the probability of timing failures in a design. Furthermore, modern systems running at multiple frequency and voltage levels may suffer from an increased timing error rate due to numerous environmental and process related as well as data dependent variabilities that can affect circuit performance. In addition, dynamic voltage scaling (DVS) techniques for low power operation that reduces power supply voltage with marginal performance degradation have been proposed in the literature [3]. These techniques exploit timing error detection and correction mechanisms to overcome increased timing error rates. From the above, it is evident that concurrent on-line testing techniques for timing error detection and correction are becoming mandatory in order to achieve acceptable levels of error robustness and meet reliability requirements.

Timing error detection techniques have been proposed in the open literature [4-8] that are based on the temporal nature of the transient faults or the delayed response of timing faults to provide error tolerance using time redundancy.

Error detection techniques for special purpose, scan based, microprocessor Flip-Flops have been proposed in [1]. These techniques are suitable for designs where each system Flip-Flop consists of a pair of Flip-Flops (i.e. the main Flip-Flop and the scan Flip-Flop). The scan Flip-Flop is modified to operate as a shadow of the main Flip-Flop, latching the same data. A XOR gate is used to compare the outputs of the Flip-Flop pair and detect possible errors in the system Flip-Flop. Additionally, an extra amount of logic (three more gates) is used in order to enable the trapping of any error indication signal in the scan Flip-Flop. The error indication signal is shifted out using the existing scan path in order to activate system recovery through re-execution. Extensions of this topology, using extra circuitry like C-elements and keepers, for error correction have been proposed in [2]. The main drawbacks of all these techniques are: a) the very high silicon area cost due to Flip-Flop duplication and the insertion of extra circuit elements and b) the performance degradation due to the additional delay in the critical paths. Furthermore, in the first approach [1], although the global routing of error signals is reduced reusing existing scan facilities, there is a high penalty in error detection latency.

A pipeline architecture (named Razor) with timing error detection and correction for low power operation of systems exploiting dynamic voltage scaling has been introduced in [3]. According to this architecture for every system Flip-Flop in the design, an assistant shadow latch, a multiplexer and a XOR gate operating as comparator are added. The shadow latch captures, with a proper delay with respect to the system Flip-Flop, the responses of the combinational logic. The XOR gate compares the outputs of the main Flip-Flop and the shadow
latch and when a detectable timing error occurs the correct data, which are held in the shadow latch, are injected into the pipeline. As in cases [1] and [2], the Razor approach suffers also from high silicon area cost since for every system Flip-Flop an extra latch, a multiplexer and a XOR gate are required. In addition an extra clock signal is used.

Recently in [9], a low cost pipeline architecture with error detection and correction capabilities has been proposed. This architecture utilizes only a multiplexer and a XOR gate per system Flip-Flop reducing drastically the silicon area cost, while a single clock cycle is required for error correction.

In this work, we present the Time Dilation scan architecture which is suitable for on-line (concurrent) timing error detection and correction. It is based on a new scan Flip-Flop which supports both the classical off-line scan testing capability as well as the concurrent error detection and correction capability (i.e. on-line testing during the normal operation mode). According to this technique after error detection the evaluation time for the logic is automatically extended by a clock cycle for error correction. Unlike in [1], [2] and [3], no extra memory elements are required in the proposed approach. Moreover, contrary to earlier techniques the Time Dilation design approach does not insert any elements in the critical paths of a design, preserving thus the original performance of the circuit.

The paper is organized as follows. In Section II the Time Dilation technique is presented and its error detection and correction capability is analyzed. Moreover the application of this technique in a pipeline architecture is illustrated and the error recovery mechanism is discussed. Next, in Section III early simulation results on a pipeline structure are presented to validate the proposed technique and finally in Section IV the conclusions are drawn.

II. THE TIME DILATION SCAN ARCHITECTURE

A. Error detection and correction

Fig. 1 illustrates the classical scan register configuration which is based on standard scan Flip-Flops. When the Scan_EN signal is “high” the circuit is in the scan mode of operation, for testing purposes, and the scan Flip-Flops are driven by the Scan_IN inputs, else they are driven by the D inputs capturing the response data of the preceding combinational logic. A new scan (Time Dilation - TIMED) Flip-Flop is proposed in this work and presented in Fig. 2. The TIMED Flip-Flop provides the capability of error detection and correction by appending only a multiplexer (MUX-B) and a XOR gate in the structure of the standard scan Flip-Flop. This hardware overhead is much lower than in the Razor case where, except the above two cells, an additional shadow latch is required. Although we will present for convenience the application of the Time Dilation technique in pipeline architectures, it can be also applied in any sequential circuit design.

When the scan enable signal (Scan_EN) is “high” the TIMED Flip-Flop operates like a scan Flip-Flop to support off-line testing activities. In the normal mode of operation (Scan_EN=“low”) the TIMED Flip-Flop behaves like an ordinary Flip-Flop enhanced with the ability to detect and correct timing errors. The XOR gate is used to directly compare the data at the M input and the Q output of the Main Flip-Flop for error detection, while the two multiplexers and the feedback path from the M line to the input of the additional MUX-B forms the required memory element (MUX-latch) that holds valid data for error correction.

![Figure 1. The standard scan Flip-Flop.](image)

Briefly, the Time Dilation technique operates as follows. Suppose that a timing error is detected at the inputs of the combinational logic stage \( S_{i+1} \), due to a delayed response of the previous stage \( S_i \). Thus, the response of \( S_{i+1} \), will be erroneous and must be corrected. Then, the evaluation time of the circuit is extended by one clock cycle and \( S_{i+1} \) is fed with the delayed, but valid, response of \( S_i \) that has been captured in the MUX-latch, for error correction.

The MUX-latch is clocked by the Memory signal. In the error free case the Memory signal is exclusively controlled by the Mem CLK signal, a delayed version of the clock signal CLK with a proper duty cycle. When the Mem_CLK signal is “high” the Memory signal is activated (turns also to “high”) and the MUX-latch enters the memory state; else the MUX-latch is transparent. The time interval that the Memory signal is active must coincide with the time interval where new values arrive at the D inputs of the TIMED Flip-Flops, in all stage registers, due to an earlier evaluation of the pertinent logic stages according to the circuit specifications. Any signal transition at the D inputs of the TIMED Flip-Flops, earlier than the activation time of the Memory signal, is considered as violation of the timing specifications and must be detected. Obviously, the deactivation of the Memory signal (falling edge), and accordingly of the Mem_CLK signal, must occur before the triggering edge of the CLK signal and at a time distance at least equal to the delay time of the MUX-A plus the setup time of the Main Flip-Flop.

The XOR gate in the TIMED Flip-Flop detects timing errors and indicates them by setting signal Error_F to “high”. An OR gate is used to collect the Error_F signals and to generate the register error indication signal Error_R. Any register error indication signal is captured by a single Flip-Flop (Error Flip-Flop) triggered by the Mem_CLK signal which has been properly delayed. The final error indication signal, Error, is used to activate the error correction mechanism.
In Fig. 3 the operation of the TIMED Flip-Flop is presented. We study the normal mode of operation (not the scan mode) therefore the Scan \_EN signal is considered always “low”. In the \textsuperscript{i}th clock cycle the response of the logic stage S_{j} is within the timing specifications of the circuit. This means that it occurs during the high state of the Memory signal. Consequently, after the triggering edge of the clock CLK both the data input M and the output \texttt{Q} of the Main Flip-Flop will carry the same value until the falling edge of the Memory signal. Thus, the Error_\texttt{F} signal as well as the subsequent Error_\texttt{R}_{j} signal will be both zero at the time that the Error Flip-Flop is triggered. In that case, the pipeline’s operation remains unaltered (Error=“low”). In the next cycle (i+1) a timing fault occurs which induce a delayed response of stage S_{j}. Thus, a timing error is generated at the next triggering edge of the clock CLK. The data captured in the TIMED register between the S_{j} and S_{j+1} stages are erroneous and consequently the response of S_{j+1} stage at the (i+2) cycle will be also erroneous. Moreover, due to the fault, a transition occurs at the \texttt{D} input of a TIMED Flip-Flop, inside (i+2) cycle, after the triggering edge and before the activation of the Memory signal. Since the MUX-latch is transparent during this time interval, the transition passes to the M line. Now the value at the output of the MUX-latch (M line) differs from this at the output of the Main Flip-Flop (Q line). The first one is the correct response of S_{j} and the second the erroneous value captured on \texttt{Q}. So, the comparison by the XOR gate of the MUX-latch valid data with the erroneous data stored in the Main Flip-Flop sets the local error signal Error_\texttt{F} to “high” and generates a register error indication signal Error_\texttt{R}_{j} at the output of the register’s OR gate. Next, the triggering edge of the Mem_CLK signal activates the Memory signal, setting the MUX-latches in the memory state, and after a proper delay captures the register error indication in the Error Flip-Flop, raising the Error signal to “high”. This “high” value will extend the active duration of the Memory signal keeping all MUX-latches in the memory state. At this point the error has been detected. In addition, all the MUX-latches hold the correct (valid) responses of the S_{j} logic stage for the (i+1) clock cycle. The new responses of the S_{j} and S_{j+1} logic stages at the (i+2) cycle are blocked at the \texttt{D} inputs of the pertinent TIMED Flip-Flops and will be discarded since the response of S_{j+1} is erroneous. Entering the next cycle (i+3), the triggering edge of the clock CLK forces the valid data to move from the MUX-latches to the Main Flip-Flops in order to be available in the next pipeline stage S_{j+1}. Consequently, the error is corrected since the logic stage has correct data to perform, inside the (i+3) clock cycle, the failed evaluation of the (i+2) cycle. This is an one cycle penalty for correction. Next, the error indication signals Error_\texttt{F}, Error_\texttt{R}_{j} and Error turn successively to “low” and the Memory signal returns to its routine operation.

According to the above discussion, if a timing error occurs in a pipeline stage S_{j} during a particular clock cycle, then the data in the subsequent stage S_{j+1} are incorrect, during the next clock cycle, and must be flushed from the pipeline. However, the MUX-latches contain the correct data and thus the re-execution of the operation in the S_{j} stage is avoided. So, the S_{j+1} stage re-executes the operation using the correct input data with only one-cycle penalty.

A main characteristic and an advantage of the proposed topology is that no circuitry is inserted in the critical path from the \texttt{D} input to the \texttt{Q} output of the Flip-Flop or in the distribution path of the clock signal CLK. The additional MUX-B is inserted in the scan path which is not critical. A minor performance penalty is introduced by the small parasitic capacitances of the MUX-B and the XOR gate inputs that are driven by the \texttt{M} and \texttt{Q} signal lines. In addition, note that the silicon overhead of the OR gate at the output of a TIMED register is small (especially when a Domino design style is used), while the rest circuitry (the Error Flip-Flop and the next OR gate) is shared on the whole pipeline and thus its cost is insignificant. The area overhead of the OR gates and the Error Flip-Flop is also present in the Razor topology.
B. Pipeline recovery

Every error detection is succeeded by a pipeline state recovery action. Fig. 4 illustrates the pipeline recovery mechanism. The event of a timing error in a logic stage (let’s say the LS2 stage) generates an error indication signal Error R₁ at the following TIMED register. This means that the response of the next stage LS3 at the subsequent clock cycle is incorrect (as indicated in Fig. 4b) since its input data are not valid.

The error indication signal is latched by the Error Flip-Flop and the Memory signal remains “high” keeping all the MUX-latches of the TIMED Flip-Flops in all stage registers in the memory state. Thus, in the next clock cycle every stage is allowed to re-compute its response using the correct data stored in the MUX-latches. Actually, this seems to be like a “time dilation” in the duration of the failing clock cycle. Note here that there is no need for the failing stage LS2 to re-compute its response in the cycle where the failure occurred since the correct responses are already available in the following MUX-latches. The Time Dilation pipeline architecture can tolerate any number of errors in a clock cycle since all stages re-compute their responses with correct data at their inputs. In case that one or more stages fail in each clock cycle, the pipeline will continue to run at half of the normal speed.

Referring to the analysis of the Time Dilation architecture, there is no need to apply main clock gating to accomplish pipeline recovery, neither the Counterflow pipeline design technique [10] as in the Razor case. This is due to the fact that the pipeline performance is not affected by the recovery mechanism since there is not any prohibitive delay in the feedback path from the error indication signal generation to the activation of the memory state of the MUX-latches. The MUX-latches in the TIMED Flip-Flops are set to the memory state, by the Memory signal, independently of the generation or not of an error signal. Thus, at the time an error indication signal (Error = “high”) is captured in the Error Flip-Flop, the Memory signal is already active (“high”) and the MUX-latches are in the memory state. This error indication signal simply extends the active state of the Memory signal for one clock period. Consequently, the following triggering edge of the clock CLK injects the correct data from the MUX-latches into the pipeline, allowing the “swerved” operation to continue. Later operations inside the pipeline are not flushed and continue to run after recovery. Hence, only a single cycle is required in the Time Dilation architecture for pipeline recovery as it is shown in Fig. 4b.

Note that the delay of the Mem_CLK signal with respect to the system clock CLK, and consequently its duty cycle, must be properly selected to prevent data corruption in the MUX-latches due to possible existence of short paths in the combinational logic. To avoid this, a minimum path delay constraint is considered in the design. In order to meet this constraint in the presence of short paths, gates constructed of minimum size and high-threshold voltage transistors can be used and buffers may be added during logic synthesis (like in Razor [3]) to slow them down. The minimum path delay constraint is equal to the delay of the Memory signal with respect to the system clock CLK, plus the hold time of the MUX-latch. However, a trade-off arises. A large value for the minimum path delay constraint may increase the number of the required buffers in the design and consequently the silicon area penalty. On the other side, a small value for this delay constraint reduces the error tolerance due to the reduction of the maximum detectable signal delay.
III. SIMULATION RESULTS

The proposed Time Dilation architecture was applied in a 32-bit four stages pipeline datapath, that has been designed in a 90nm CMOS technology (VDD=1V), with 870MHz clock frequency (1150ps period). The TIMED Flip-Flop has been designed in transistor level as a library standard-cell. Since the fastest response of the combinational logic is higher than 400ps, the delay of the Mem_CLK signal with respect to CLK is set to 300ps and its “on” time duration is equal to 550ps. The extra delay inserted to the Mem_CLK signal to drive the Error Flip-Flop is 250ps. Signal delays up to 350ps (30% of the clock cycle) from the triggering edge of the system clock CLK can be detected and corrected. The performance penalty introduced in the original scan design with the use of the TIMED Flip-Flop is less than 4%/cycle and thus it is negligible.

In Fig. 5 electrical simulations using SPECTRE are presented. A timing fault is injected at the first stage of the pipeline during the 4th clock cycle. Consequently, the data captured at the Q1_5 output of the corresponding TIMED Flip-Flop are erroneous and the same stands for the response of second stage at the 5th cycle. Due to the fault, a delayed response appears at the D1_5 input of the TIMED Flip-Flop in the 5th cycle, after the triggering edge of CLK. This response is propagated to the M1_5 (not shown) input of the main Flip-Flop since the MUX-latch is transparent (Memory1=“low”) during this time interval. Next, the Memory1 signal is activated and the MUX-latch captures the correct data on M1_5. The XOR gate detects the difference between M1_5 and Q1_5 (due to the erroneous data on Q1_5) and sets signal Error R1 to “high”. Consequently, the triggering edge of Mem_CLK also forces the global Error signal to “high”. This extends the memory state of the MUX-latch holding the Memory1 signal active (“high”) within the 6th clock cycle. In this cycle the pipeline re-executes the stage responses with the correct data that are available in the MUX-latches. Thus, the error is corrected and the pipeline proceeds with its normal operation.

IV. CONCLUSIONS

In this work we present a new scan Flip-Flop design that provides timing error detection/correction capabilities. In addition the Time Dilation pipeline architecture is introduced that exploits this scan Flip-Flop for pipeline recovery after a timing error occurrence. This design approach is characterized by low silicon area requirements (about 24% reduction in Flip-Flop area with respect to the Razor topology), negligible performance penalty and the minimum cost of only one clock cycle for pipeline recovery after error detection. Although the proposed technique has been illustrated for pipeline architectures, it can be applied in general to any sequential circuit.

The Time Dilation technique can be utilized to provide aggressive power reductions in Dynamic Voltage Scaling (DVS) based circuits by tolerating timing errors in critical paths under worst case process and environmental variabilities or the presence of noise sources like di/dt noise in supply voltage and signal crosstalk. Moreover, Time Dilation offers the ability of using more relaxed design constraints or voltage and noise margins to ensure correct operation. Those constraints/margins are inserted to protect a design against uncertainty in circuit model parameters and worst case combination of variabilities. However, such a combination might be very rare or even impossible making this approach overly conservative from the performance point of view and demanding in design effort [3]. With technology scaling, process variations are increased and noise effects are getting more and more serious worsening the required constraints and margins in a design. Time Dilation accounts for both local and global process and temperature variations as well as noise sources that affect timing, eliminating the need to meet severe constraints and apply wide margins to ensure correct operation at a given (desired) performance.

REFERENCES

Figure 5. Simulated waveforms.